Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Diodes Incorporated 74AUP1G09FZ4-7

Part No.:
74AUP1G09FZ4-7
Manufacturer:
Diodes Incorporated
Category:
Gates and Inverters
Package:
6-XFDFN
Datasheet:
Aetrix74AUP1G09FZ4-7.pdf
Description:
IC GATE AND 1CH 2-INP DFN1410-6
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:3,900

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74AUP1G09FZ4-7 from Diodes Incorporated is a single 2-input positive AND gate with open-drain output, designed for ultra-low-power portable systems operating from 0.8 V to 3.6 V. It features IOFF partial power-down protection, Schmitt-trigger inputs (250 mV hysteresis at 3.0 V), and delivers 4 mA output drive at 3.0 V. It is used in battery-powered mobile devices such as GPS receivers and ultrabooks where rail-to-rail logic compatibility and leakage suppression during sleep states are critical.

For engineers reviewing the 74AUP1G09FZ4-7 datasheet, 74AUP1G09FZ4-7 pinout, 74AUP1G09FZ4-7 application, or 74AUP1G09FZ4-7 equivalent, key selection criteria include its 0.8–3.6 V supply range, open-drain output configuration, IOFF-enabled power-gating capability, and guaranteed sub-0.9 µA static ICC across temperature.

Technical Context

This device implements standard Boolean AND logic (Y = A • B) with an open-drain output requiring an external pull-up resistor. Its Schmitt-trigger inputs tolerate slow signal edges, enabling robust interfacing with noisy or low-slew-rate sources like microcontroller GPIOs or sensor outputs.

The IOFF circuit actively disables output leakage when VCC = 0 V, preventing back-current flow into powered-down sections of mixed-voltage systems. This supports true partial power-down operation in multi-rail architectures without external isolation components.

Key Specifications

Parameter Value and Actual Design Meaning
Supply Voltage Range 0.8 V to 3.6 V - Enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters.
Output Drive (IOL) 4 mA at 3.0 V - Sufficient to drive typical 10 kΩ pull-ups or small capacitive loads in I²C-style bus configurations.
Static Supply Current (ICC) < 0.9 µA at +25°C - Minimizes quiescent power in always-on subsystems such as real-time clock supervisors.
Input Hysteresis 250 mV typical at VCC = 3.0 V - Rejects noise on slow-rising signals from mechanical switches or analog comparators.
IOFF Leakage ±0.2 µA max at -40°C to +85°C - Prevents cross-talk and battery drain when upstream logic is unpowered.
Propagation Delay (tpd) 0.9 ns min / 4.0 ns typ at 3.3 V, CL = 5 pF - Supports high-speed enable/control signaling in low-latency power management paths.
ESD Protection 2000 V HBM, 1000 V CDM - Meets industrial-grade handling requirements without additional protection circuitry.

Pinout & Package

X2-DFN1410-6 package: 1.4 mm × 1.0 mm × 0.4 mm body, 0.5 mm pad pitch, wettable flank side walls for automated optical inspection.

Pin/Terminal Circuit Role Design Meaning
1 A Input First logic input; Schmitt-triggered for noise immunity on slow or noisy control lines.
2 GND Ground reference for all internal circuitry and output discharge path.
3 Y Output Open-drain output; requires external pull-up to define high state voltage and current sourcing capability.
4 VCC Primary power supply; IOFF circuit monitors this node to disable output when de-energized.
5 B Input Second logic input; identical Schmitt-trigger characteristics to Pin 1.
6 No Connect Internally unconnected; must be left floating or tied to GND per layout guidelines to avoid parasitic coupling.

Key Features

Feature Design Value
Ultra-low static power ICC < 0.9 µA ensures negligible battery drain in standby mode for >10-year coin-cell applications.
IOFF partial power-down Blocks reverse current flow from powered peripherals into unpowered logic rails, eliminating need for external MOSFET switches.
Schmitt-trigger inputs 250 mV hysteresis at 3.0 V enables reliable detection of mechanical switch closures or analog comparator outputs without debounce hardware.
Wide VCC compatibility Operates from 0.8 V (sub-threshold logic) to 3.6 V (legacy 3.3 V systems), supporting heterogeneous voltage domain integration.
Open-drain output Allows wired-AND bus topology and voltage-level translation via external pull-up to any compatible rail up to 5.5 V.

Applications

Mobile Device Power Sequencing IoT Sensor Interface

Use Scenario: Enabling PMIC reset signals only after multiple voltage rails stabilize.

IC Role / Device Role / Timing Role: AND gate combining two independent power-good signals to generate a synchronized system enable.

Use Value: Eliminates timing mismatches between rail monitors by ensuring both inputs meet threshold before asserting output, reducing false resets.

Use Scenario: Combining interrupt outputs from multiple environmental sensors onto a shared MCU interrupt line.

IC Role / Device Role / Timing Role: Wired-AND bus controller using open-drain output to aggregate active-low interrupts without contention.

Use Value: Reduces GPIO count on resource-constrained MCUs while preserving individual sensor fault isolation through dedicated interrupt lines.

USB-C Port Controller Logic Industrial Control Panel Inputs

Use Scenario: Validating CC pin detection and VBUS presence before enabling USB PD negotiation.

IC Role / Device Role / Timing Role: Dual-input logic gate verifying simultaneous assertion of connector detect and power present flags.

Use Value: Prevents premature PD communication attempts that could cause enumeration failures or port damage due to incomplete plug insertion.

Use Scenario: Debouncing pushbutton inputs in factory HMIs where EMI and long cable runs induce signal bounce.

IC Role / Device Role / Timing Role: Schmitt-triggered AND gate filtering mechanical switch noise before routing to PLC input module.

Use Value: Replaces RC+MCU firmware debounce with deterministic hardware response time under 10 ns, improving operator feedback latency.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input AND gate with open-drain output applications.

Alternative Part Technical Difference Application Difference Selection Advice
SN74LVC1G09DBVR Higher ICC (10 µA typical), no IOFF, 1.65–5.5 V supply range Lacks partial power-down support; unsuitable for mixed-rail sleep modes Select when interfacing exclusively with 3.3 V/5 V systems and IOFF is not required.
NC7SZ09P5X Smaller X1-DFN1010-6 package (1.0 mm × 1.0 mm), same 0.8–3.6 V range, no IOFF Lower thermal resistance but no power-gating capability; higher leakage during VCC off Prefer for space-constrained designs where board area is critical and full system shutdown is acceptable.

Compared with SN74LVC1G09DBVR and NC7SZ09P5X, the 74AUP1G09FZ4-7 uniquely combines ultra-low ICC, IOFF, and Schmitt-trigger inputs in a 1.4 mm × 1.0 mm DFN - making it optimal for always-on, multi-rail portable systems requiring zero-leakage sleep states and noise-tolerant control logic.

Availability

74AUP1G09FZ4-7 is available at Aetrix Electronics and suitable for mobile device power sequencing, IoT sensor interface, USB-C port control, and industrial control panel applications requiring stable component supply across extended product lifecycles.

Supply support for 74AUP1G09FZ4-7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Diodes Incorporated is a global manufacturer of discrete semiconductors and analog ICs, specializing in power management, signal integrity, and precision timing solutions for industrial, computing, and consumer markets.

The 74AUP logic family targets ultra-low-power portable electronics, delivering sub-1 µA static current and wide-VCC operation to extend battery life in wearables, handhelds, and sensor nodes.

FAQ

What is the maximum allowable output sink current for 74AUP1G09FZ4-7?

The device supports ±20 mA continuous output current per Absolute Maximum Ratings. However, recommended operation limits IOL to 4 mA at 3.0 V to maintain VOL ≤ 0.44 V and ensure reliable open-drain bus termination with standard 10 kΩ pull-ups. Exceeding this may increase propagation delay and reduce noise margin.

Can Pin 6 (NC) be connected to ground or left floating?

Pin 6 is internally unconnected and must be left floating per Diodes Incorporated's AP02002 layout guidelines. Tying it to GND or VCC introduces parasitic capacitance that can degrade switching performance and increase ESD susceptibility. The X2-DFN1410-6 package design assumes NC remains unbonded and unconnected.

Does the Schmitt-trigger input apply to both A and B pins?

Yes - both A and B inputs feature identical Schmitt-trigger action with typical hysteresis of 250 mV at VCC = 3.0 V. This is confirmed in the "Features" section and electrical characteristics table, where VIH/VIL thresholds are specified with hysteresis-dependent min/max values across all VCC ranges.

How does IOFF behave when VCC drops below 0.8 V?

IOFF activates when VCC falls below approximately 0.4 V, disabling the output FET and limiting reverse current to ±0.2 µA max over -40°C to +85°C. This behavior is validated down to 0 V VCC and ensures safe operation during brown-out conditions or staged power-down sequences in multi-rail systems.

74AUP1G09FZ4-7 Specifications

Product attributes
Attribute value
Manufacturer:
Diodes Incorporated
Series:
74AUP
Package/Case:
6-XFDFN
Packaging:
Tape & Reel (TR)
Product Status:
Active
Logic Type:
AND Gate
Number of Circuits:
1
Number of Inputs:
2
Features:
Open Drain
Voltage - Supply:
0.8V ~ 3.6V
Current - Quiescent (Max):
500 nA
Current - Output High, Low:
-, 4mA
Input Logic Level - Low:
0.7V ~ 0.9V
Input Logic Level - High:
1.6V ~ 2V
Max Propagation Delay @ V, Max CL:
12.7ns @ 3.3V, 30pF
Operating Temperature:
-40°C ~ 125°C (TA)
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
X2-DFN1410-6

74AUP1G09FZ4-7 FAQ

1.How can I place an order for 74AUP1G09FZ4-7 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1G09FZ4-7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1G09FZ4-7 reliable?

The price and inventory of 74AUP1G09FZ4-7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G09FZ4-7 is usually 5 days.

3.What payment methods are accepted for 74AUP1G09FZ4-7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G09FZ4-7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1G09FZ4-7?

74AUP1G09FZ4-7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1G09FZ4-7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1G09FZ4-7?

For technical support, including 74AUP1G09FZ4-7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G09FZ4-7 requirements.

6.How does Aetrix verify that 74AUP1G09FZ4-7 is sourced from the original manufacturer or authorized distributors?

All 74AUP1G09FZ4-7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G09FZ4-7 meets industry standards.

7.What is the process for return or replacement of 74AUP1G09FZ4-7?

All 74AUP1G09FZ4-7 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G09FZ4-7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1G09FZ4-7 part is unused and in its original packaging.

Return procedure for 74AUP1G09FZ4-7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74AUP1G09FZ4-7 Tags

  • 74AUP1G09FZ4-7
  • 74AUP1G09FZ4-7 PDF
  • 74AUP1G09FZ4-7 Datasheet
  • 74AUP1G09FZ4-7 Specifications
  • 74AUP1G09FZ4-7 Images
  • Diodes Incorporated
  • Diodes Incorporated 74AUP1G09FZ4-7
  • Buy 74AUP1G09FZ4-7
  • 74AUP1G09FZ4-7 Price
  • 74AUP1G09FZ4-7 Distributor
  • 74AUP1G09FZ4-7 Supplier
  • 74AUP1G09FZ4-7 Wholesale
Related Products
SN74LVC1G14DBVR
SN74LVC1G14DBVR

Texas Instruments

SN74LVC1G14DCKR
SN74LVC1G14DCKR

Texas Instruments

SN74AHC1G14DBVR
SN74AHC1G14DBVR

Texas Instruments

SN74LVC1G08DBVR
SN74LVC1G08DBVR

Texas Instruments

SN74LVC1G08DCKR
SN74LVC1G08DCKR

Texas Instruments

SN74LVC1G32DCKR
SN74LVC1G32DCKR

Texas Instruments

SN74LVC1G04DBVR
SN74LVC1G04DBVR

Texas Instruments

74LVC1G08GW,125
74LVC1G08GW,125

Nexperia USA Inc.

SN74LVC1G04DCKR
SN74LVC1G04DCKR

Texas Instruments

SN74AHC1G08DBVR
SN74AHC1G08DBVR

Texas Instruments

SN74LVC1G32DBVR
SN74LVC1G32DBVR

Texas Instruments

SN74AHCT1G08DBVR
SN74AHCT1G08DBVR

Texas Instruments

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER