My Inquiry
My Account
Nexperia USA Inc. 74AUP1G125GF,132
- Part No.:
- 74AUP1G125GF,132
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AUP1G125GF,132.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 6XSON
- Quantity:
- Payment:
- Shipping:
Inventory:1,877
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP1G125GF,132 from Nexperia is a single low-power 3-state buffer/line driver with Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply range. It delivers ultra-low static current (≤1.4 μA at +125 °C), supports partial power-down via IOFF circuitry, and ensures robust noise immunity in space-constrained I/O expansion applications such as portable sensor interfaces and battery-powered microcontroller peripheral buffering.
For engineers reviewing the 74AUP1G125GF,132 datasheet, 74AUP1G125GF,132 pinout, 74AUP1G125GF,132 application, or 74AUP1G125GF,132 equivalent, key selection criteria include its 5-pin XSON6 package (SOT886), guaranteed 3.6 ns propagation delay at 3.0 V/CL=5 pF, IOFF-enabled backflow prevention during power sequencing, and −40 °C to +125 °C industrial temperature rating.
Technical Context
The device implements a non-inverting buffer with active-low 3-state output control (OE), where input Schmitt-trigger action enables reliable signal conditioning of slow-rising or noisy digital signals. Its IOFF circuit actively disables outputs when VCC = 0 V, blocking damaging back-currents during hot-insertion or partial system shutdown.
Static and dynamic performance is specified across three temperature grades (−40 °C to +125 °C), with VIH/VIL thresholds scaling with VCC (e.g., VIH ≥ 0.70×VCC at 0.8 V), and propagation delays tightly bounded (e.g., tpd ≤ 4.4 ns at VCC = 3.3 V, CL = 5 pF). Input leakage remains ≤±0.75 μA over full voltage and temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - Enables direct interfacing with 0.9 V, 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Max ICC (Static) | 1.4 μA at +125 °C - Ensures negligible quiescent power draw in always-on battery-backed subsystems. |
| tpd (A→Y) | ≤4.4 ns at VCC = 3.0 V, CL = 5 pF - Supports >100 MHz data rates in high-speed I/O buffering paths. |
| IOFF Leakage | ±0.75 μA at VCC = 0 V - Prevents cross-talk and bus contention during mixed-voltage power sequencing. |
| ESD Rating | HBM >5000 V, CDM >1000 V - Meets stringent IEC 61000-4-2 immunity requirements for handheld and industrial equipment. |
| Operating Temperature | −40 °C to +125 °C - Qualified for under-hood automotive, industrial PLC, and outdoor IoT node deployments. |
| Input Thresholds | Schmitt-trigger hysteresis ≥0.1×VCC - Rejects up to 100 mV of noise on slow edges without external filtering. |
Pinout & Package
XSON6 plastic extremely thin small outline package (SOT886); no leads; 6 terminals; body size 1.0 mm × 1.45 mm × 0.5 mm; thermal pad optional; wettable flanks not included.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable (active-low) | Drives Y into high-impedance state when HIGH; enables bus sharing and power-gated isolation. |
| 2 (A) | Data Input | Schmitt-trigger input accepts 0–3.6 V signals regardless of VCC; tolerant of slow edges and noise. |
| 3 (GND) | Ground Reference | 0 V reference for all I/O and internal logic; must be low-inductance connection for noise immunity. |
| 4 (n.c.) | No Connect | Internally unconnected terminal; left floating per design - no PCB trace or solder required. |
| 5 (VCC) | Supply Voltage | Primary power rail; decoupling capacitor (100 nF) required within 3 mm for stable switching. |
| 6 (Y) | Buffered Output | Non-inverting 3-state output; sinks/sourcing ±20 mA; drives capacitive loads up to 30 pF. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (0.8–3.6 V) | Eliminates need for external voltage translators in multi-rail systems like wearables and mixed-signal SoM designs. |
| IOFF partial power-down | Prevents destructive backflow current when VCC is off but A or Y remain biased - critical for hot-plug USB-C accessories. |
| Schmitt-trigger inputs | Enables clean edge detection on RC-filtered or long-trace signals without external hysteresis components. |
| Ultra-low ICC (≤1.4 μA) | Extends battery life in always-listening sensor nodes by reducing standby current by >90% vs. standard AUP series. |
| −40 °C to +125 °C operation | Validated for use in engine control units, motor drives, and outdoor gateways without derating or thermal margin loss. |
Applications
| Industrial Sensor Interface | Low-Power MCU I/O Expansion |
|---|---|
Use Scenario: Interfacing analog sensor outputs (e.g., thermistor ADC reference lines) to a 1.8 V microcontroller in a factory-floor vibration monitor. IC Role / Device Role / Timing Role: Buffer isolates noisy analog ground from digital domain while translating 3.3 V sensor logic to 1.8 V MCU-compatible levels. Use Value: Schmitt-trigger input rejects EMI-induced glitches on 10 cm PCB traces; IOFF prevents sensor bias leakage when MCU sleeps. |
Use Scenario: Adding GPIOs to an ARM Cortex-M0+ running at 0.9 V core voltage in a medical patch monitor. IC Role / Device Role / Timing Role: 3-state buffer expands I²C/SPI peripheral count without loading main bus; OE controlled by MCU GPIO. Use Value: 0.8 V minimum VCC allows direct tie to buck converter output; 4.4 ns tpd preserves timing margins at 25 MHz SPI clock. |
| Automotive Body Control Module | Portable Diagnostic Tool |
Use Scenario: Level-shifting LIN bus wake-up signals between 5 V legacy modules and 3.3 V CAN transceiver MCU. IC Role / Device Role / Timing Role: Non-inverting buffer with OE tied to MCU reset line ensures clean startup sequencing and hot-swap safety. Use Value: −40 °C to +125 °C rating meets AEC-Q100 Grade 2; IOFF blocks reverse current if LIN line stays powered during MCU brownout. |
Use Scenario: Isolating USB-UART bridge signals from a 3.3 V debug port in a handheld firmware updater. IC Role / Device Role / Timing Role: 3-state output prevents signal contention when multiple tools connect to same JTAG header. Use Value: 5-pin XSON6 (SOT886) footprint saves >40% board area vs. TSSOP5; HBM >5 kV protects against field technician ESD events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer/line driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC1G125GW,125 | Wider VCC range (1.65–5.5 V); higher ICC (max 10 μA); no IOFF; TSSOP5 package (larger footprint). | Requires level translation below 1.65 V; unsuitable for partial power-down scenarios. | Select only if interfacing to 5 V logic and board space permits TSSOP5. |
| SN74AUP1G125DBVR | Identical electrical specs; same SOT23-5 package (not XSON6); TI's version lacks side-wettable flanks. | Same functional behavior but different reflow profile due to leaded package; no SWF for automated optical inspection. | Choose for legacy SOT23-5 assembly lines; avoid if targeting IPC Class 3 reliability with X-ray void inspection. |
Compared with 74LVC1G125GW,125 and SN74AUP1G125DBVR, the 74AUP1G125GF,132 uniquely combines sub-1 μA standby current, IOFF protection, and ultra-compact XSON6 packaging - making it optimal for next-gen space- and power-constrained embedded systems.
Availability
74AUP1G125GF,132 is available at Aetrix Electronics and suitable for industrial sensor interface, low-power MCU I/O expansion, automotive body control module, and portable diagnostic tool applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AUP1G125GF,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable discrete, logic, and MOSFET solutions optimized for efficiency-critical applications in automotive, industrial, and mobile markets.
The 74AUP1G125 belongs to Nexperia's Advanced Ultra-low Power (AUP) logic family, engineered specifically for energy-sensitive embedded systems where nanowatt standby, wide voltage compatibility, and robust ESD resilience are mandatory.
FAQ
What is the maximum load capacitance supported by the 74AUP1G125GF,132 output?
The device is characterized up to 30 pF load capacitance (CL), with propagation delay increasing predictably: 4.4 ns at CL = 5 pF, 8.3 ns at CL = 30 pF (VCC = 3.3 V). Driving >30 pF risks violating setup/hold timing in synchronous interfaces and may require series termination or buffer staging.
Can the 74AUP1G125GF,132 operate with VCC = 0 V while inputs remain at 3.3 V?
Yes - the IOFF circuit guarantees that output leakage remains ≤±0.75 μA even when VCC = 0 V and A or Y are biased to 3.6 V. This prevents latch-up and back-current damage during hot-swap or power sequencing events, as verified per JESD78 Class II latch-up testing.
Is the n.c. pin (Pin 4 in SOT886) electrically isolated or internally bonded?
Pin 4 is a true no-connect: internally unconnected and electrically isolated. It must remain unconnected on PCB - no trace, solder mask opening, or thermal pad attachment. Nexperia's package drawings and die photos confirm absence of die bonding or routing to this terminal.
How does the Schmitt-trigger input improve noise immunity compared to standard CMOS inputs?
It provides ≥100 mV hysteresis (e.g., 0.25×VCC to 0.75×VCC at VCC = 0.8 V), rejecting transient noise spikes that would cause double-clocking or metastability in standard buffers. This eliminates need for external RC filters on long traces or noisy environments like motor drive PCBs.
74AUP1G125GF,132 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT891 (1x1)
74AUP1G125GF,132 FAQ
1.How can I place an order for 74AUP1G125GF,132 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP1G125GF,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP1G125GF,132 reliable?
The price and inventory of 74AUP1G125GF,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G125GF,132 is usually 5 days.
3.What payment methods are accepted for 74AUP1G125GF,132?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G125GF,132 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP1G125GF,132?
74AUP1G125GF,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP1G125GF,132 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP1G125GF,132?
For technical support, including 74AUP1G125GF,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G125GF,132 requirements.
6.How does Aetrix verify that 74AUP1G125GF,132 is sourced from the original manufacturer or authorized distributors?
All 74AUP1G125GF,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G125GF,132 meets industry standards.
7.What is the process for return or replacement of 74AUP1G125GF,132?
All 74AUP1G125GF,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G125GF,132, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP1G125GF,132 part is unused and in its original packaging.
Return procedure for 74AUP1G125GF,132:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP1G125GF,132 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
