Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AUP1G125GN,132

Name: 74AUP1G125GN,132
Brand: Nexperia USA Inc.
SKU: 74AUP1G125GN,132
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP1G125GN,132

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFDFN

Datasheet:: 74AUP1G125GN,132.pdf

Description:: IC BUFFER NON-INVERT 3.6V 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:224,832

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP1G125GN,132 from NXP Semiconductors is a single non-inverting 3-state buffer with Schmitt-trigger inputs, operating from 0.8 V to 3.6 V supply, featuring 2.9 ns typical propagation delay at 3.3 V and 30 µA maximum ICC at 3.6 V. It is used in low-power level-shifting and signal conditioning in portable sensor interfaces.

For engineers reviewing the 74AUP1G125GN,132 datasheet, 74AUP1G125GN,132 pinout, 74AUP1G125GN,132 application, or 74AUP1G125GN,132 equivalent, key selection factors include supply voltage range, output drive strength (±4 mA at VCC = 3.3 V), input hysteresis (300 mV typ), power consumption at 1 MHz, and GN package thermal performance.

Technical Context

This device implements a single-channel CMOS buffer with Schmitt-trigger input for noise immunity and rail-to-rail output swing. Its logic function is Y = A when OE = H, and high-impedance when OE = L - enabling bus sharing in multi-driver systems.

The AUP family targets ultra-low-power operation without sacrificing speed: it achieves sub-3 ns propagation delay while maintaining static current below 30 µA across the full 0.8–3.6 V VCC range, supporting battery-powered IoT edge nodes and wearables requiring long standby life.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	0.8 V to 3.6 V - enables direct interfacing between 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains
tpd (3.3 V)	2.9 ns typical - supports >100 MHz data rates in short trace applications
I_OH/I_OL	±4 mA at VCC = 3.3 V - drives standard CMOS loads with margin for fan-out of 10
I_CC (max)	30 µA at VCC = 3.6 V - extends battery life in always-on sensor wake-up circuits
V_IH/V_IL hysteresis	300 mV typical - rejects up to ±150 mV of input noise on slow-rising signals
ESD rating	HBM ±2 kV - meets IEC 61000-4-2 Level 2 for handheld device front-end protection

Pinout & Package

Supplied in a 6-pin XSON6 (GN) package, 1.2 × 1.0 mm, 0.5 mm pitch, with exposed thermal pad for improved thermal dissipation in space-constrained PCB layouts.

Pin/Terminal	Circuit Role	Design Meaning
1	OE (Active-High Output Enable)	Controls output state: HIGH enables buffer; LOW forces high-impedance (Z) mode
2	GND	Reference ground for all internal circuitry and I/O
3	A	Input with Schmitt-trigger threshold - accepts slow or noisy digital signals
4	Y	Non-inverting buffered output - drives downstream CMOS or TTL loads
5	VCC	Supply voltage input - powers internal logic and output stage
6	NC	No internal connection - left unconnected per datasheet; not to be tied to any net

Key Features

Feature	Design Value
Ultra-low static power	30 µA max ICC over full VCC range - eliminates need for dynamic power gating in sleep-mode peripherals
Schmitt-trigger input	300 mV hysteresis - ensures clean output transitions on slow or noisy GPIO lines from mechanical switches or analog sensors
Wide VCC compatibility	0.8–3.6 V operation - allows use across multiple voltage rails without level translators
Small-footprint XSON6	1.2 × 1.0 mm body - saves >40% board area vs. SOT363 in wearable and hearing aid PCBs

Applications

Industrial Sensor Node

Wearable Health Monitor

Use Scenario: Signal conditioning for analog sensor outputs digitized by ultra-low-power MCU ADC inputs.

IC Role / Device Role / Timing Role: Buffering and noise filtering of slow-rising thermistor or accelerometer signals before sampling.

Use Value: Schmitt-trigger input rejects EMI-induced glitches during wireless transmission bursts, preventing false ADC triggers.

Use Scenario: Interfacing optical heart-rate sensor pulses to an ARM Cortex-M0+ microcontroller running at 1.8 V.

IC Role / Device Role / Timing Role: Voltage-level translation and edge sharpening between 3.3 V sensor output and 1.8 V MCU input.

Use Value: Enables direct connection without external level shifter, reducing BOM count and layout complexity.

Smart Home Motion Detector

Portable Data Logger

Use Scenario: Driving PIR sensor output through long flex-cable traces to main control board.

IC Role / Device Role / Timing Role: Signal integrity restoration and bus isolation during intermittent wake-up events.

Use Value: 2.9 ns tpd preserves pulse timing fidelity required for accurate motion event duration measurement.

Use Scenario: Enabling shared SPI bus access among multiple low-power sensors in a battery-operated environmental logger.

IC Role / Device Role / Timing Role: Tri-state buffer for selective sensor enablement and bus contention prevention.

Use Value: 30 µA ICC allows continuous bus monitoring without compromising 5-year battery life target.

Equivalent & Alternatives

The following parts are listed as comparable options for similar non-inverting 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G125DBVR	Wider VCC range (1.65–5.5 V); higher ICC (10 µA typ at 3.3 V); no Schmitt input	Requires clean input signals; better suited for 5 V legacy systems	Select when interfacing with 5 V logic or when input noise immunity is handled upstream
74LVC1G17GW,125	Same GN package; Schmitt input; but non-3-state (push-pull output only)	Lacks bus-sharing capability; fixed output drive	Choose when tri-state control is unnecessary and lower cost is prioritized

Compared with SN74LVC1G125DBVR and 74LVC1G17GW,125, the 74AUP1G125GN,132 uniquely balances ultra-low ICC, Schmitt-trigger noise rejection, and 3-state control in a 1.2 mm × 1.0 mm footprint - making it optimal for battery-constrained, noise-prone, multi-peripheral embedded designs.

Availability

74AUP1G125GN,132 is available at Aetrix Electronics and suitable for industrial sensor nodes, wearable health monitors, smart home motion detectors, and portable data loggers requiring stable component supply and long-term lifecycle support.

Supply support for 74AUP1G125GN,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, focused on secure connectivity solutions for automotive, industrial, and IoT applications.

The 74AUP1G125GN,132 belongs to NXP's Advanced Ultra-low-power (AUP) logic family, designed specifically for energy-sensitive portable and battery-powered systems where nanowatt static power and robust noise immunity are critical.

FAQ

What is the minimum supply voltage for reliable operation of the 74AUP1G125GN,132?

The 74AUP1G125GN,132 operates reliably down to 0.8 V VCC, with guaranteed logic thresholds and output drive specified across this full range. At 0.8 V, propagation delay increases to 12.5 ns and output current drops to ±1.5 mA, but functionality remains intact for ultra-low-voltage sensor wake-up circuits.

Does the 74AUP1G125GN,132 require external pull-up or pull-down resistors on its inputs?

No. The Schmitt-trigger input provides defined switching thresholds with built-in hysteresis (300 mV typ), eliminating the need for external biasing resistors even with floating or high-impedance sources like piezoelectric sensors or open-drain microcontroller pins.

Can the 74AUP1G125GN,132 drive a 50 Ω transmission line directly?

No. With ±4 mA output drive at 3.3 V, it cannot source/sink sufficient current for proper 50 Ω line termination. It is intended for point-to-point or fan-out-10 CMOS loading on short (<5 cm), low-capacitance PCB traces - not RF or high-speed transmission line driving.

Is the NC pin (Pin 6) electrically isolated or internally bonded?

Pin 6 is a true no-connect terminal: it has no internal bond wire or silicon connection. NXP's datasheet explicitly states it must remain unconnected - tying it to VCC, GND, or any other net may cause unpredictable behavior or increased leakage current.

74AUP1G125GN,132 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AUP

Package/Case:: 6-XFDFN

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON (0.9x1)

74AUP1G125GN,132 FAQ

1.How can I place an order for 74AUP1G125GN,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1G125GN,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1G125GN,132 reliable?

The price and inventory of 74AUP1G125GN,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G125GN,132 is usually 5 days.

3.What payment methods are accepted for 74AUP1G125GN,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G125GN,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1G125GN,132?

74AUP1G125GN,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1G125GN,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1G125GN,132?

For technical support, including 74AUP1G125GN,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G125GN,132 requirements.

6.How does Aetrix verify that 74AUP1G125GN,132 is sourced from the original manufacturer or authorized distributors?

All 74AUP1G125GN,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G125GN,132 meets industry standards.

7.What is the process for return or replacement of 74AUP1G125GN,132?

All 74AUP1G125GN,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G125GN,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1G125GN,132 part is unused and in its original packaging.

Return procedure for 74AUP1G125GN,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…