My Inquiry
My Account
Nexperia USA Inc. 74AUP1G126GM,115
- Part No.:
- 74AUP1G126GM,115
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AUP1G126GM,115.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 6XSON
- Quantity:
- Payment:
- Shipping:
Inventory:3,066
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP1G126GM,115 from Nexperia is a single non-inverting 3-state buffer/line driver in XSON6 (SOT886) package, operating from 0.8 V to 3.6 V supply. It features Schmitt-trigger inputs for noise immunity, input-disable functionality during OE low, and IOFF circuitry enabling partial power-down with backflow current prevention. Used in voltage-level translation and bus isolation in ultra-low-power IoT sensor nodes and portable battery-powered interfaces.
For engineers reviewing the 74AUP1G126GM,115 datasheet, 74AUP1G126GM,115 pinout, 74AUP1G126GM,115 application, or 74AUP1G126GM,115 equivalent, key selection criteria include its 0.9 μA max ICC at 3.6 V, 1.4 ns min propagation delay at 3.3 V/CL=5 pF, -40 °C to +125 °C operation, IOFF-enabled power sequencing, and 6-terminal XSON6 footprint compatibility with space-constrained PCB layouts.
Technical Context
This device implements a single-channel non-inverting logic buffer with active-high output enable (OE), where OE LOW forces Y into high-impedance state and disables inputs. Its Schmitt-trigger inputs tolerate slow edges across the full 0.8–3.6 V VCC range, eliminating external hysteresis components in noisy environments.
The IOFF circuit ensures output disable and leakage suppression (< ±0.75 μA) when VCC = 0 V, supporting hot-insertion and multi-rail power sequencing. Input voltage tolerance up to 3.6 V enables interfacing with higher-voltage logic domains without level shifters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - supports direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic families |
| Max ICC (VCC = 3.3 V) | 0.9 μA - enables multi-year battery life in always-on sensor endpoints |
| tpd (VCC = 3.3 V, CL = 5 pF) | 1.4 ns to 3.1 ns - meets timing requirements for 200+ MHz data buses in compact peripherals |
| IOFF Leakage (VCC = 0 V) | ±0.75 μA - prevents damaging backflow current during system power-down sequences |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive and industrial control applications |
| ESD Protection | HBM > 5000 V, CDM > 1000 V - robust handling in automated SMT assembly lines |
| Input Voltage Tolerance | Up to 3.6 V - allows connection to 3.3 V outputs even when VCC = 1.8 V |
Pinout & Package
XSON6 plastic extremely thin small outline package (SOT886); 6 terminals; body size 1.0 × 1.45 × 0.5 mm; no leads; wettable flank terminations for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable input | Active-HIGH control: HIGH enables buffer output; LOW disables output and disables inputs |
| 2 (A) | Data input | Non-inverting input with Schmitt-trigger threshold; accepts 0–3.6 V regardless of VCC |
| 3 (GND) | Ground reference | 0 V return path for all internal circuitry and I/O; must be low-impedance for noise immunity |
| 4 (Y) | Data output | 3-state non-inverting output; drives high/low or enters high-Z when OE = LOW |
| 5 (n.c.) | No-connect terminal | Internally unconnected; must remain floating - no PCB trace or solder mask opening required |
| 6 (VCC) | Power supply | Primary supply rail; decoupling capacitor (100 nF) recommended within 2 mm of this pin |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (0.8–3.6 V) | Enables single-bom deployment across 1.2 V, 1.8 V, 2.5 V, and 3.3 V subsystems without redesign |
| Input-disable on OE LOW | Eliminates floating-input current paths and reduces dynamic power during bus idle states |
| Schmitt-trigger inputs | Supports clean switching with rise/fall times up to 200 ns/V - no external RC filtering needed |
| IOFF partial power-down | Prevents reverse current flow when VCC is off but I/O pins are driven - critical for mixed-voltage hot-swap |
| Ultra-low ICC (≤0.9 μA) | Reduces quiescent power in always-on monitoring circuits by >95% vs. standard AUP series |
Applications
| Industrial Sensor Interface | Automotive Body Control Module |
|---|---|
Use Scenario: Isolating analog sensor ADC inputs from noisy digital MCU buses in factory-floor condition monitoring units. IC Role / Device Role / Timing Role: 3-state buffer isolates ADC reference path during MCU sleep cycles; OE synchronized to MCU wake signal. Use Value: Prevents digital switching noise coupling into 16-bit ADC measurements; enables <1 LSB error at 100 kSPS sampling. |
Use Scenario: Level-shifting LIN transceiver TX/RX signals between 5 V legacy modules and 3.3 V microcontrollers in door module ECUs. IC Role / Device Role / Timing Role: Non-inverting buffer translates 3.3 V logic to 5 V-tolerant inputs while maintaining sub-3 ns propagation delay. Use Value: Eliminates need for discrete level translators; reduces BOM count and layout area by 40% per interface channel. |
| Wearable Health Monitor | Smart Home Hub Controller |
Use Scenario: Enabling/disabling I²C pull-up resistors on shared sensor bus in battery-powered ECG patch devices. IC Role / Device Role / Timing Role: Buffer acts as programmable bus switch; OE controlled by SoC GPIO to isolate unused sensors. Use Value: Reduces standby current by 2.1 μA per isolated sensor; extends 200 mAh coin-cell life from 6 to 14 months. |
Use Scenario: Managing Z-Wave and Zigbee radio coexistence by gating RF module clock enable lines during concurrent transmission. IC Role / Device Role / Timing Role: 3-state output controls clock distribution to secondary radios; fast enable/disable (<3 ns) prevents clock glitches. Use Value: Ensures deterministic radio arbitration timing; eliminates packet loss during dual-radio handshaking sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer/line driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DBVR | Wider VCC range (1.65–5.5 V); higher ICC (10 μA typ); no IOFF; no input-disable | Requires external pull-downs for floating inputs; unsuitable for true zero-power sequencing | Select when interfacing with 5 V logic and IOFF is not required |
| 74LVC1G125GW,125 | Inverting function; identical package and VCC range; same IOFF and input-disable | Requires logic inversion in signal path; incompatible where polarity must be preserved | Select only if system design accommodates inverted enable/control signals |
Compared with SN74LVC1G126DBVR and 74LVC1G125GW,125, the 74AUP1G126GM,115 delivers superior ultra-low-power operation (0.9 μA vs. 10 μA), guaranteed IOFF for safe power sequencing, and input-disable for true zero-input-current idle states - making it optimal for energy-critical embedded systems.
Availability
74AUP1G126GM,115 is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body electronics, wearable health monitors, and smart home hub controllers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AUP1G126GM,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions optimized for efficiency, reliability, and miniaturization in high-volume electronics.
The 74AUP (Advanced Ultra-low Power) family targets battery-powered and thermally constrained applications, emphasizing sub-μA static current, wide VCC flexibility, and robust IOFF behavior for modern power-aware system architectures.
FAQ
Does 74AUP1G126GM,115 support 1.2 V operation with guaranteed timing?
Yes. The device is fully characterized from 0.8 V to 3.6 V. At VCC = 1.2 V and CL = 5 pF, propagation delay is guaranteed ≤10.5 ns over -40 °C to +125 °C, and input thresholds scale proportionally (VIH = 0.65 × VCC, VIL = 0.35 × VCC), ensuring reliable switching.
Can the n.c. pin (Pin 5) be grounded or left floating?
Pin 5 is internally unconnected and must remain floating - no PCB trace, solder mask opening, or connection to GND/VCC is permitted. Grounding it may cause unpredictable leakage or package stress; floating is the only validated configuration per Nexperia's SOT886 mechanical specification.
How does IOFF protect the device during power sequencing?
When VCC = 0 V, the IOFF circuit disables both output drivers and input buffers, limiting VI/O-to-VCC backflow current to ±0.75 μA maximum. This prevents latch-up or damage when downstream logic drives Y or A while the buffer's supply is off - essential for PCIe add-in cards and modular power systems.
Is the Schmitt-trigger input compatible with slow RC-filtered signals?
Yes. With Δt/ΔV rated up to 200 ns/V across 0.8–3.6 V, the Schmitt trigger tolerates input rise/fall times as slow as 320 ns at VCC = 1.6 V (200 ns/V × 1.6 V). This eliminates need for external hysteresis components when interfacing with thermistor-based RC timing networks or debounced mechanical switches.
74AUP1G126GM,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT886 (1.45x1)
74AUP1G126GM,115 FAQ
1.How can I place an order for 74AUP1G126GM,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP1G126GM,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP1G126GM,115 reliable?
The price and inventory of 74AUP1G126GM,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G126GM,115 is usually 5 days.
3.What payment methods are accepted for 74AUP1G126GM,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G126GM,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP1G126GM,115?
74AUP1G126GM,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP1G126GM,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP1G126GM,115?
For technical support, including 74AUP1G126GM,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G126GM,115 requirements.
6.How does Aetrix verify that 74AUP1G126GM,115 is sourced from the original manufacturer or authorized distributors?
All 74AUP1G126GM,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G126GM,115 meets industry standards.
7.What is the process for return or replacement of 74AUP1G126GM,115?
All 74AUP1G126GM,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G126GM,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP1G126GM,115 part is unused and in its original packaging.
Return procedure for 74AUP1G126GM,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP1G126GM,115 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
