My Inquiry
My Account
Nexperia USA Inc. 74AUP1G126GX,125
- Part No.:
- 74AUP1G126GX,125
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 4-XFDFN Exposed Pad
- Datasheet:
-
74AUP1G126GX,125.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 5X2SON
- Quantity:
- Payment:
- Shipping:
Inventory:8,639
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP1G126GX,125 from Nexperia is a single non-inverting 3-state buffer/line driver in X2SON5 (SOT1226-3) package, operating from 0.8 V to 3.6 V supply. It features Schmitt-trigger inputs for noise immunity, input-disable functionality during OE low, and IOFF circuitry enabling partial power-down with backflow current prevention. Used in low-power I/O expansion and voltage-level translation in portable and battery-powered systems.
For engineers reviewing the 74AUP1G126GX,125 datasheet, 74AUP1G126GX,125 pinout, 74AUP1G126GX,125 application, or 74AUP1G126GX,125 equivalent, key selection criteria include ultra-low ICC (≤1.4 μA), guaranteed operation down to 0.8 V, -40 °C to +125 °C temperature range, and thermal-enhanced X2SON5 packaging for high-density PCB layouts.
Technical Context
The device implements a single-channel non-inverting logic buffer with active-high output enable (OE) controlling high-impedance state on Y. Schmitt-trigger inputs ensure robust signal integrity across full VCC range, tolerating slow edge rates up to 200 ns/V.
IOFF circuitry disables outputs when VCC = 0 V, limiting power-off leakage to ±0.75 μA and preventing damaging backflow currents. Input-disable behavior during OE = LOW eliminates floating-input risk without external pull resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - enables direct interface with 0.9 V, 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains |
| Max ICC (VCC = 0.8–3.6 V) | 1.4 μA - ensures sub-microwatt static power in always-on system monitoring nodes |
| Propagation Delay (VCC = 3.3 V, CL = 5 pF) | 1.4–3.1 ns - supports >100 MHz data throughput in high-speed control paths |
| Enable Time (VCC = 3.3 V, CL = 5 pF) | 1.3–2.9 ns - guarantees fast bus arbitration response in multi-driver systems |
| IOFF Leakage (VCC = 0 V) | ±0.75 μA - meets JEDEC JESD78 Class II latch-up immunity and safe hot-swap operation |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive, industrial PLC, and outdoor IoT edge nodes |
| ESD Protection | HBM >5000 V, CDM >1000 V - eliminates need for external ESD protection in handheld and wearable interfaces |
Pinout & Package
X2SON5 package (SOT1226-3): 0.8 mm × 0.8 mm × 0.32 mm thermally enhanced no-lead outline with exposed die pad for improved heat dissipation in space-constrained designs.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OE (Output Enable) | Active-HIGH control input; drives Y to high-impedance when LOW, disables inputs via internal input-disable feature |
| 2 | VCC | Main supply rail; powers internal logic and output stage; supports wide 0.8–3.6 V range |
| 3 | GND | Reference ground for all I/O and internal circuitry; must be low-inductance connection for noise immunity |
| 4 | A | Data input with Schmitt-trigger threshold; accepts voltages up to 3.6 V regardless of VCC level |
| 5 | Y | Non-inverting buffered output with 3-state capability; sinks/sourcing up to ±20 mA at VCC = 3.3 V |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low static power | ICC ≤ 1.4 μA across full VCC and temperature range - extends battery life in always-on sensor nodes |
| Schmitt-trigger inputs | Input hysteresis ≥ 0.3 × VCC - rejects noise on long traces or unshielded cables in industrial environments |
| Input-disable during OE low | Eliminates need for external pull-up/down resistors - reduces BOM count and board area in compact modules |
| IOFF partial power-down | Backflow current blocked when VCC = 0 V - enables safe live insertion into powered backplanes or hot-swap slots |
| JEDEC-compliant voltage ranges | Validated per JESD8-12 through JESD8-B - ensures interoperability with legacy and next-gen low-voltage ASICs/FPGAs |
Applications
| Industrial Sensor Interface | Low-Power Wearable I/O Expansion |
|---|---|
Use Scenario: Connecting analog sensor outputs to an ultra-low-power MCU ADC input while sharing a common I²C bus. IC Role / Device Role / Timing Role: Level-shifting and bus-isolating buffer that enables 1.8 V sensor signals to coexist with 3.3 V MCU logic without cross-domain interference. Use Value: Eliminates need for discrete level shifters and pull resistors; Schmitt-trigger inputs reject EMI from motor drivers nearby. | Use Scenario: Expanding GPIO count on a coin-cell-powered fitness tracker with strict 5 μA sleep budget. IC Role / Device Role / Timing Role: Low-leakage I/O buffer enabling external button/LED control while maintaining sub-μA standby current. Use Value: ICC ≤ 1.4 μA and IOFF < 0.75 μA preserve battery life over multi-year deployments; X2SON5 footprint saves >60% board area vs. TSSOP5. |
| Automotive Body Control Module | Medical Point-of-Care Diagnostic Port |
Use Scenario: Isolating CAN transceiver control lines from microcontroller GPIOs in a junction box module. IC Role / Device Role / Timing Role: 3-state buffer providing fail-safe isolation during MCU reset or brown-out conditions. Use Value: Guaranteed -40 °C to +125 °C operation and IOFF protection prevent bus contention during cold cranking or thermal stress events. | Use Scenario: Interfacing disposable biosensor cartridges with a handheld analyzer requiring ESD-hardened, low-noise signal routing. IC Role / Device Role / Timing Role: ESD-protected buffer isolating sensitive analog front-end from noisy digital control lines. Use Value: HBM >5000 V and CDM >1000 V meet IEC 61000-4-2 Level 4 requirements without external TVS diodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer/line driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G126DBVR | Wider VCC range (1.65–5.5 V); higher ICC (10 μA typ); no input-disable or IOFF | Requires external pull resistors; unsuitable for true 0.8 V operation or hot-swap scenarios | Select when interfacing with 5 V logic or where higher drive strength (32 mA) is required |
| 74LVC1G125GW,125 | Inverting function; identical package, VCC range, and leakage specs; same IOFF and input-disable | Not drop-in compatible due to inversion; requires firmware or logic adjustment | Select only if system-level logic inversion is acceptable or already compensated |
Compared with SN74LVC1G126DBVR and 74LVC1G125GW,125, the 74AUP1G126GX,125 uniquely delivers sub-μA static current at 0.8 V, integrated input-disable, and IOFF-making it optimal for energy-critical, mixed-voltage, and hot-pluggable designs where leakage and board space are constrained.
Availability
74AUP1G126GX,125 is available at Aetrix Electronics and suitable for industrial sensor nodes, wearable health monitors, automotive body controllers, and medical diagnostic ports requiring stable component supply across extended temperature and low-voltage operation.
Supply support for 74AUP1G126GX,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable, and efficient logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74AUP (Advanced Ultra-low Power) logic family targets battery-powered and energy-sensitive applications, emphasizing ultra-low ICC, wide VCC scalability, and robust IOFF behavior for modern mixed-signal systems.
FAQ
What is the minimum supply voltage for guaranteed operation?
The 74AUP1G126GX,125 is fully specified from 0.8 V to 3.6 V. At VCC = 0.8 V, VIH is guaranteed ≥0.70 × VCC (≥0.56 V) and VOL ≤0.11 V with 20 μA load, enabling reliable use in emerging sub-1 V microcontroller domains and energy-harvesting systems.
Does this device require external pull-up or pull-down resistors on input A?
No. When OE is LOW, the input-disable feature internally disconnects A from the logic core, allowing A to float safely without external biasing. This eliminates BOM cost and layout area typically needed for pull resistors in 3-state buffer applications.
How does the IOFF function protect the device during power sequencing?
When VCC = 0 V, the IOFF circuitry disables both input and output stages, limiting VI/O leakage to ±0.75 μA. This prevents backflow current from live signal lines into a powered-down device-critical for safe hot-swap, partial system power-down, and fault-tolerant backplane architectures.
Can the 74AUP1G126GX,125 drive a 50 pF load at 3.3 V?
Yes. While typical dynamic characteristics are characterized up to 30 pF, the device maintains valid VOH/VOL levels and timing margins driving 50 pF loads at 3.3 V. Propagation delay increases to ~4.5 ns (typ), remaining within functional timing budgets for most control and status signaling applications.
74AUP1G126GX,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 4-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-X2SON (0.80x0.80)
74AUP1G126GX,125 FAQ
1.How can I place an order for 74AUP1G126GX,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP1G126GX,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP1G126GX,125 reliable?
The price and inventory of 74AUP1G126GX,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G126GX,125 is usually 5 days.
3.What payment methods are accepted for 74AUP1G126GX,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G126GX,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP1G126GX,125?
74AUP1G126GX,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP1G126GX,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP1G126GX,125?
For technical support, including 74AUP1G126GX,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G126GX,125 requirements.
6.How does Aetrix verify that 74AUP1G126GX,125 is sourced from the original manufacturer or authorized distributors?
All 74AUP1G126GX,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G126GX,125 meets industry standards.
7.What is the process for return or replacement of 74AUP1G126GX,125?
All 74AUP1G126GX,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G126GX,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP1G126GX,125 part is unused and in its original packaging.
Return procedure for 74AUP1G126GX,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP1G126GX,125 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
