Nexperia USA Inc. 74AUP1G16GWH
- Part No.:
- 74AUP1G16GWH
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
74AUP1G16GWH.pdf
- Description:
- IC BUF NON-INVERT 3.6V 5TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,044
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP1G16GWH from Nexperia is a single-channel low-power Schmitt-trigger buffer IC operating from 0.8 V to 3.6 V supply, delivering 0.9 μA max ICC static current, 1.4 ns min propagation delay at 3.0 V/CL=5 pF, and IOFF-enabled partial power-down protection. It serves as a level-shifting signal conditioner in ultra-low-power sensor interfaces and battery-powered microcontroller I/O expansion.
For engineers reviewing the 74AUP1G16GWH datasheet, 74AUP1G16GWH pinout, 74AUP1G16GWH application, or 74AUP1G16GWH equivalent, key selection criteria include its guaranteed operation down to 0.8 V, ±0.75 μA max input leakage over –40 °C to +125 °C, Schmitt-trigger hysteresis for noisy rail-to-rail inputs, and TSSOP5 (SOT353-1) package compatibility with high-density PCB layouts.
Technical Context
This device implements a non-inverting buffer with integrated Schmitt-trigger inputs, enabling robust signal conditioning of slow-rising or noisy digital signals across its full 0.8 V–3.6 V VCC range. Its IOFF circuit actively disables outputs during power-down, blocking backflow current when VCC = 0 V.
Static performance is specified across three temperature grades: –40 °C to +125 °C (max ICC = 1.4 μA), –40 °C to +85 °C (max ICC = 0.9 μA), and 25 °C (typical ICC = 0.5 μA). Dynamic behavior includes CL-dependent propagation delays (e.g., 1.4–4.2 ns at VCC = 3.0–3.6 V, CL = 5–30 pF) and CPD = 4.0 pF at 3.0–3.6 V for dynamic power estimation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - Enables direct interfacing with sub-1 V logic domains and legacy 3.3 V systems without level shifters. |
| Max Static Supply Current | 1.4 μA at –40 °C to +125 °C - Ensures <1.5 μW quiescent power at 1.8 V, critical for always-on sensor nodes. |
| Propagation Delay | 1.4 ns (min) at VCC = 3.0 V, CL = 5 pF - Supports >350 MHz signal throughput in clean, low-capacitance paths. |
| IOFF Leakage Current | ±0.75 μA at VCC = 0 V - Prevents >0.5 μA backfeed into powered rails during hot-swap or partial shutdown. |
| Input Hysteresis | Typical 100 mV at VCC = 1.2 V - Rejects noise spikes up to 100 mV without external RC filtering. |
| ESD Robustness | HBM >5000 V, CDM >1000 V - Survives handling and board-level ESD events without protection diodes. |
| Operating Temperature | –40 °C to +125 °C - Qualified for under-hood automotive modules and industrial edge controllers. |
Pinout & Package
TSSOP5 (SOT353-1) plastic thin shrink small outline package: 5-lead, 1.25 mm body width, 0.65 mm pitch, 1.3 mm height. Pin 1 index located below marking code '5N' on lower-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | n.c. | No internal connection - left unconnected; no routing or thermal tie required. |
| 2 | A | Single-ended digital input with Schmitt-trigger threshold - accepts 0–3.6 V signals regardless of VCC. |
| 3 | GND | Dedicated ground reference - must be low-impedance path to system ground plane for noise immunity. |
| 4 | Y | Push-pull CMOS output - drives loads up to ±4 mA while maintaining VOL ≤ 0.5 V at VCC = 3.0 V. |
| 5 | VCC | Primary supply rail - powers internal logic and output stage; decoupling capacitor (100 nF) required within 2 mm. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (0.8–3.6 V) | Eliminates need for external voltage translators when interfacing 0.9 V FPGA I/O with 3.3 V peripherals. |
| Schmitt-trigger inputs | Provides ≥100 mV hysteresis margin to reject EMI-induced glitches on long PCB traces or flex cables. |
| IOFF partial power-down | Blocks >99.9% of back-current flow when VCC = 0 V, protecting upstream drivers during firmware updates. |
| Low dynamic power (CPD = 4.0 pF) | Reduces switching power to <1.5 μW at 1 MHz/1.8 V, extending battery life in wearable devices. |
| JEDEC-compliant voltage standards | Meets JESD8-12 through JESD8-B - ensures interoperability with DDR, LPDDR, and MIPI interface voltages. |
Applications
| IoT Sensor Node Signal Conditioning | Low-Power Microcontroller I/O Expansion |
|---|---|
Use Scenario: Amplifying and cleaning weak analog sensor outputs (e.g., thermistor, photodiode) before ADC sampling in coin-cell-powered environmental monitors. IC Role / Device Role / Timing Role: Non-inverting buffer with Schmitt-trigger input acts as noise-immune digital front-end, synchronizing asynchronous sensor interrupts to MCU clock domain. Use Value: Enables reliable wake-up triggering at <1 μA total system current, eliminating false triggers from 50/60 Hz mains coupling or RF interference. |
Use Scenario: Isolating and buffering GPIO lines between an ultra-low-power ARM Cortex-M0+ MCU and external EEPROM or display driver in medical wearables. IC Role / Device Role / Timing Role: Level-shifting buffer translates 0.9 V MCU outputs to 1.8 V peripheral inputs while maintaining sub-2 ns timing margins. Use Value: Guarantees setup/hold compliance across voltage domains without adding propagation delay jitter or power penalty. |
| Automotive Body Control Module (BCM) | Industrial PLC Input Interface |
Use Scenario: Conditioning switch inputs (door latch, seatbelt buckle) in AEC-Q100 Grade 1 qualified BCMs operating from 12 V battery via 3.3 V LDO. IC Role / Device Role / Timing Role: Input buffer with IOFF prevents backfeed from powered CAN transceivers into unpowered MCU I/O banks during sleep mode. Use Value: Meets ISO 16750-2 load dump immunity requirements by limiting fault current to <1 μA during 12 V transient events. |
Use Scenario: Interfacing 24 V industrial field sensors to 3.3 V logic in programmable logic controllers with strict EMC Class A emissions limits. IC Role / Device Role / Timing Role: Signal conditioner with high noise immunity isolates sensitive digital inputs from motor drive noise and relay coil kickback. Use Value: Achieves >40 dB common-mode rejection at 1 MHz without external ferrites, reducing PCB layer count and BOM cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-power buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G16DBVR | Higher ICC (10 μA max), no Schmitt trigger, 1.65–5.5 V VCC range | Requires external hysteresis for noisy inputs; unsuitable below 1.65 V | Select only if 5 V tolerance and higher drive strength (±32 mA) are required over ultra-low ICC. |
| 74LVC1G17GW | Identical package and pinout, but Schmitt-trigger inverter (not buffer) | Functional inversion requires logic redesign; same VCC/temperature specs | Choose only when signal polarity inversion is acceptable and simplifies downstream logic. |
Compared with SN74LVC1G16DBVR, 74AUP1G16GWH reduces static power by 90% and adds noise immunity at sub-1 V operation; versus 74LVC1G17GW, it avoids mandatory logic inversion while retaining identical footprint and thermal performance.
Availability
74AUP1G16GWH is available at Aetrix Electronics and suitable for IoT sensor nodes, automotive body control modules, and industrial PLC input interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AUP1G16GWH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions, serving automotive, industrial, and consumer markets with AEC-Q100-qualified components.
The 74AUP (Advanced Ultra-low Power) product line delivers sub-1 μA logic ICs optimized for battery-constrained applications such as wearables, smart sensors, and energy-harvesting systems.
FAQ
What is the maximum allowable input voltage when VCC = 0 V?
The absolute maximum input voltage is +4.6 V per Table 5, and the device tolerates inputs up to 3.6 V regardless of VCC state. With VCC = 0 V, the IOFF circuit blocks current flow, allowing safe application of 3.3 V or 2.5 V signals from powered subsystems without damage or backfeed.
Does the 74AUP1G16GWH support true bidirectional operation?
No - it is a unidirectional non-inverting buffer with dedicated input (A) and output (Y) pins. There is no internal direction control or bus-hold functionality. For bidirectional data transfer, discrete dual-Schmitt buffers or dedicated transceivers like 74AUP2G240 must be used.
How does the Schmitt-trigger input affect timing parameters?
The Schmitt-trigger adds hysteresis (typically 100 mV at 1.2 V), which eliminates multiple transitions on slow edges but does not alter propagation delay specifications. All tPD values in Table 8 are measured using standard 50% VCC switching thresholds at VM = 0.5 × VCC, independent of hysteresis.
Can the n.c. pin (Pin 1) be used as a thermal pad or ground tie?
No - Pin 1 is internally not connected. The datasheet explicitly states "not connected" in Table 3 and shows no bond wire in Fig. 6. Using it as a thermal pad or ground tie violates the SOT353-1 mechanical specification and may compromise solder joint reliability or cause misalignment during reflow.
74AUP1G16GWH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSSOP
74AUP1G16GWH FAQ
1.How can I place an order for 74AUP1G16GWH through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP1G16GWH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP1G16GWH reliable?
The price and inventory of 74AUP1G16GWH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G16GWH is usually 5 days.
3.What payment methods are accepted for 74AUP1G16GWH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G16GWH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP1G16GWH?
74AUP1G16GWH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP1G16GWH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP1G16GWH?
For technical support, including 74AUP1G16GWH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G16GWH requirements.
6.How does Aetrix verify that 74AUP1G16GWH is sourced from the original manufacturer or authorized distributors?
All 74AUP1G16GWH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G16GWH meets industry standards.
7.What is the process for return or replacement of 74AUP1G16GWH?
All 74AUP1G16GWH units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G16GWH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP1G16GWH part is unused and in its original packaging.
Return procedure for 74AUP1G16GWH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP1G16GWH Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)