Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74AUP1G175GW-Q100H

Part No.:
74AUP1G175GW-Q100H
Manufacturer:
Nexperia USA Inc.
Category:
Flip Flops
Package:
6-TSSOP, SC-88, SOT-363
Datasheet:
Aetrix74AUP1G175GW-Q100H.pdf
Description:
IC FF D-TYPE SNGL 1BIT 6TSSOP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:2,646

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74AUP1G175GW-Q100 from Nexperia is a single-channel, positive-edge-triggered D-type flip-flop with asynchronous master reset (MR), designed for low-power digital logic synchronization in automotive control units. It operates across 0.8 V to 3.6 V supply, delivers ≤1.4 μA max ICC at +125 °C, supports up to 550 MHz fmax at 3.3 V, and features Schmitt-trigger inputs for noise immunity in noisy environments such as body electronics and powertrain sensor interfaces.

For engineers reviewing the 74AUP1G175GW-Q100 datasheet, 74AUP1G175GW-Q100 pinout, 74AUP1G175GW-Q100 application, or 74AUP1G175GW-Q100 equivalent, key selection criteria include its AEC-Q100 Grade 1 qualification (-40 °C to +125 °C), IOFF-enabled partial power-down capability, sub-1 ns minimum pulse width, and TSSOP6 (SOT363-2) package compatibility with space-constrained PCB layouts.

Technical Context

This device implements a synchronous edge-triggered storage element with independent D, CP, and active-low MR inputs - enabling precise data capture on clock rising edges while allowing immediate output reset regardless of clock state. Its Schmitt-trigger input structure ensures robust operation with slow-rising signals common in automotive harnesses and sensor outputs.

The IOFF circuit enforces high-impedance outputs during VCC = 0 V, preventing backflow current in multi-rail systems during power sequencing. Static power consumption remains below 1.4 μA across full temperature range, and dynamic performance is characterized with CL = 5–30 pF loads, supporting timing-critical functions like window watchdog strobing and CAN/LIN bus signal conditioning.

Key Specifications

ParameterValue and Actual Design Meaning
Supply Voltage Range0.8 V to 3.6 V - enables direct interfacing with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters
Max ICC (Tamb = +125 °C)1.4 μA - ensures negligible quiescent current impact in always-on automotive modules
fmax (VCC = 3.3 V)550 MHz - supports high-speed sampling in engine control timing circuits and diagnostic pulse generators
tW (CP pulse width)0.4 ns min at 3.3 V - accommodates fast clock edges in modern microcontroller peripheral synchronization
IOFF Leakage (VCC = 0 V)±0.75 μA - guarantees safe isolation during hot-swap or partial system power-down sequences
AEC-Q100 GradeGrade 1 (−40 °C to +125 °C) - qualified for under-hood and transmission control unit deployment
Input HysteresisSchmitt-trigger action - rejects noise spikes up to 30 % of VCC on D, CP, and MR lines

Pinout & Package

Package: TSSOP6 (SOT363-2), plastic thin shrink small outline, 6-pin, 1.25 mm body width, 0.65 mm pitch, lead-free and RoHS compliant.

Pin/TerminalCircuit RoleDesign Meaning
1 - CPClock inputPositive-edge-triggered; samples D input only on LOW-to-HIGH transition; Schmitt-triggered for noise margin
2 - GNDGround reference0 V return path for all internal logic and I/O; must be low-inductance connection in automotive EMI environments
3 - DData inputHolds value sampled at CP edge; Schmitt-triggered to tolerate slow or noisy sensor-level signals
4 - QComplementary outputNon-inverted registered output; drives downstream logic or LED indicators with 4 mA sink/source capability
5 - VCCPower supplyCore supply rail; supports IOFF when driven to 0 V, disabling output drivers to prevent backfeed
6 - MRMaster resetAsynchronous active-LOW reset; forces Q = LOW independent of CP or D state; Schmitt-triggered

Key Features

FeatureDesign Value
AEC-Q100 Grade 1 qualificationValidated for automotive use from −40 °C to +125 °C ambient, including thermal cycling and humidity testing
Ultra-low static powerICC ≤ 1.4 μA at +125 °C ensures <1 μW standby dissipation in battery-backed modules
IOFF partial power-downOutputs enter high-Z state when VCC = 0 V, eliminating back-current paths in multi-supply systems
Schmitt-trigger inputsInput hysteresis ≥150 mV at 1.8 V enables reliable operation with RC-filtered or long-trace signals
Wide VCC compatibilitySingle device replaces multiple voltage-specific logic families, reducing BOM count in mixed-voltage ECUs

Applications

Engine Control Unit (ECU) TimingBody Control Module (BCM) Signal Conditioning

Use Scenario: Capturing crankshaft position pulses synchronized to ignition timing windows.

IC Role / Device Role / Timing Role: D-type flip-flop latches sensor edge events on rising CP edge; MR resets latch before each combustion cycle.

Use Value: Enables deterministic 10 ns-level timing alignment between cam/crank sensors and microcontroller interrupt triggers.

Use Scenario: Debouncing door lock/unlock switch inputs subject to mechanical bounce and EMI.

IC Role / Device Role / Timing Role: Synchronizes noisy switch transitions to system clock domain using CP and filters via MR-initiated reset.

Use Value: Eliminates false actuation in LIN-connected door modules by enforcing clean, glitch-free output state changes.

ADAS Camera Power SequencingInfotainment System Watchdog Interface

Use Scenario: Controlling power-enable sequence for image sensor and ISP during cold start.

IC Role / Device Role / Timing Role: Stores enable state across power rails; MR asserts during VCC ramp-up to ensure known initial state.

Use Value: Prevents undefined sensor initialization by guaranteeing Q = LOW until stable VCC and valid CP are present.

Use Scenario: Generating periodic strobe pulses to reset system watchdog timer in head-unit MCU.

IC Role / Device Role / Timing Role: Divides system clock or generates fixed-width pulses using D=HIGH and MR toggling.

Use Value: Provides hardware-based timeout recovery independent of software execution, meeting ASIL-B functional safety requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar D-type flip-flop applications.

Alternative PartTechnical DifferenceApplication DifferenceSelection Advice
SN74LVC1G74DCKRSingle D-flip-flop with set/reset; no IOFF; higher ICC (10 μA typ); non-automotive gradeLimited to industrial/commercial temp range (−40 °C to +85 °C); lacks AEC-Q100 qualificationSelect only for cost-sensitive non-automotive designs where partial power-down is not required.
74LVC1G79GW-Q100Same package and AEC-Q100 Grade 1 rating; no MR pin; edge-triggered only (no async reset)Requires external reset logic for initialization; unsuitable for fail-safe reset-on-power-loss scenariosPrefer when system-level reset is managed centrally and board space permits discrete reset generation.

Compared with SN74LVC1G74DCKR and 74LVC1G79GW-Q100, the 74AUP1G175GW-Q100 uniquely combines automotive qualification, ultra-low ICC, IOFF isolation, and integrated MR - making it the only choice for safety-critical, power-gated automotive subsystems requiring guaranteed reset behavior and zero backfeed risk.

Availability

74AUP1G175GW-Q100 is available at Aetrix Electronics and suitable for automotive engine control units, body control modules, and ADAS camera power sequencers requiring stable component supply with full AEC-Q100 traceability and extended temperature support.

Supply support for 74AUP1G175GW-Q100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and discrete components for automotive, industrial, and mobile markets.

The 74AUP1G175GW-Q100 belongs to Nexperia's Automotive Ultra Low-Power (AUP) logic family, engineered specifically for energy-constrained automotive subsystems where nanowatt static power, wide VCC tolerance, and AEC-Q100 reliability are mandatory.

FAQ

What is the minimum clock pulse width (tW) supported at 3.3 V?

The minimum CP pulse width is 0.4 ns at VCC = 3.3 V, as specified in Table 8 for CL = 5 pF loading. This allows reliable operation with fast microcontroller clock outputs and high-frequency oscillator sources without external pulse stretching.

Does the MR pin require external pull-up for proper reset release?

No external pull-up is required: MR is internally biased and Schmitt-triggered, but a 10 kΩ pull-up to VCC is recommended in floating-input scenarios to ensure deterministic HIGH release after reset. The device does not include internal pull-up resistors.

Can this device drive a 50 pF load reliably?

The datasheet characterizes performance up to 30 pF (Table 8). Driving 50 pF exceeds validated specs - propagation delay increases nonlinearly beyond 30 pF, and fmax drops significantly. For 50 pF loads, add a buffer stage or select a higher-drive logic family.

How does IOFF behave when VCC is ramping from 0 V to nominal?

IOFF activates when VCC falls below ~0.2 V, forcing outputs into high-impedance mode. During VCC ramp-up, outputs remain disabled until VCC exceeds ~0.8 V (minimum operating voltage), ensuring no unintended switching during power transients.

74AUP1G175GW-Q100H Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74AUP
Package/Case:
6-TSSOP, SC-88, SOT-363
Packaging:
Tape & Reel (TR)
Product Status:
Active
Function:
Reset
Type:
D-Type
Output Type:
Non-Inverted
Number of Elements:
1
Number of Bits per Element:
1
Clock Frequency:
300 MHz
Max Propagation Delay @ V, Max CL:
5.7ns @ 3.3V, 30pF
Trigger Type:
Positive Edge
Current - Output High, Low:
4mA, 4mA
Voltage - Supply:
0.8V ~ 3.6V
Current - Quiescent (Iq):
500 nA
Input Capacitance:
0.8 pF
Operating Temperature:
-40°C ~ 125°C (TA)
Grade:
Automotive
Qualification:
AEC-Q100
Mounting Type:
Surface Mount
Supplier Device Package:
6-TSSOP

74AUP1G175GW-Q100H FAQ

1.How can I place an order for 74AUP1G175GW-Q100H through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1G175GW-Q100H on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1G175GW-Q100H reliable?

The price and inventory of 74AUP1G175GW-Q100H are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G175GW-Q100H is usually 5 days.

3.What payment methods are accepted for 74AUP1G175GW-Q100H?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G175GW-Q100H transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1G175GW-Q100H?

74AUP1G175GW-Q100H orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1G175GW-Q100H order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1G175GW-Q100H?

For technical support, including 74AUP1G175GW-Q100H datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G175GW-Q100H requirements.

6.How does Aetrix verify that 74AUP1G175GW-Q100H is sourced from the original manufacturer or authorized distributors?

All 74AUP1G175GW-Q100H products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G175GW-Q100H meets industry standards.

7.What is the process for return or replacement of 74AUP1G175GW-Q100H?

All 74AUP1G175GW-Q100H units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G175GW-Q100H, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1G175GW-Q100H part is unused and in its original packaging.

Return procedure for 74AUP1G175GW-Q100H:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74AUP1G175GW-Q100H Tags

  • 74AUP1G175GW-Q100H
  • 74AUP1G175GW-Q100H PDF
  • 74AUP1G175GW-Q100H Datasheet
  • 74AUP1G175GW-Q100H Specifications
  • 74AUP1G175GW-Q100H Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74AUP1G175GW-Q100H
  • Buy 74AUP1G175GW-Q100H
  • 74AUP1G175GW-Q100H Price
  • 74AUP1G175GW-Q100H Distributor
  • 74AUP1G175GW-Q100H Supplier
  • 74AUP1G175GW-Q100H Wholesale
Related Products
SN74HC74DR
SN74HC74DR

Texas Instruments

SN74HC74PWR
SN74HC74PWR

Texas Instruments

74LVC1G74GT,115
74LVC1G74GT,115

Nexperia USA Inc.

SN74LVC2G74DCUR
SN74LVC2G74DCUR

Texas Instruments

CD4013BM96
CD4013BM96

Texas Instruments

SN74HCT273PWR
SN74HCT273PWR

Texas Instruments

SN74LVC1G74DCUR
SN74LVC1G74DCUR

Texas Instruments

SN74HC574DWR
SN74HC574DWR

Texas Instruments

74LVC1G74DC,125
74LVC1G74DC,125

Nexperia USA Inc.

SN74HC273DWR
SN74HC273DWR

Texas Instruments

SN74HCT574DWR
SN74HCT574DWR

Texas Instruments

SN74LVC1G74DCTR
SN74LVC1G74DCTR

Texas Instruments

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER