Nexperia USA Inc. 74AUP1G17GM,132
- Part No.:
- 74AUP1G17GM,132
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AUP1G17GM,132.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 6XSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,086
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP1G17GM,132 from Nexperia is a single-channel CMOS Schmitt-trigger buffer optimized for ultra-low-power operation across 0.8 V to 3.6 V supply rails. It provides hysteresis (VH = 0.79–1.31 V at VCC = 3.0 V), IOFF-enabled partial power-down protection, and guaranteed operation from –40 °C to +125 °C - used in noise-prone sensor interface and battery-powered I/O conditioning circuits.
For engineers reviewing the 74AUP1G17GM,132 datasheet, 74AUP1G17GM,132 pinout, 74AUP1G17GM,132 application, or 74AUP1G17GM,132 equivalent, key selection criteria include input hysteresis width, IOFF leakage (< ±0.75 μA at VCC = 0 V), propagation delay (1.5–4.0 ns at CL = 5 pF, VCC = 3.0 V), and XSON6 package thermal performance (SOT886, 1 × 1.45 × 0.5 mm).
Technical Context
This device implements a single non-inverting Schmitt-trigger buffer with asymmetric threshold switching (VT+ = 1.88–2.32 V, VT− = 0.88–1.24 V at VCC = 3.0 V) to reject slow-rising or noisy inputs. Its IOFF circuit actively disables output terminals during power-down, blocking backflow current when VCC = 0 V.
Designed for mixed-voltage systems, it complies with JEDEC standards JESD8-12 through JESD8C and supports overvoltage-tolerant inputs up to 3.6 V independent of VCC. Static ICC remains ≤1.4 μA across full temperature range, enabling use in always-on monitoring nodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply voltage | 0.8 V to 3.6 V - enables direct interfacing with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Hysteresis voltage (VH) | 0.79–1.31 V at VCC = 3.0 V - ensures robust noise immunity against EMI or crosstalk in industrial sensor lines. |
| IOFF leakage current | ±0.75 μA max at VCC = 0 V - prevents damaging backfeed current when powered down in multi-rail systems. |
| Propagation delay (tpd) | 1.5–4.0 ns at CL = 5 pF, VCC = 3.0 V - supports high-speed signal conditioning in real-time control loops. |
| Input capacitance (CI) | 1.1 pF typical - minimizes loading on high-impedance sources like piezoelectric sensors or RC timing networks. |
| Operating temperature | –40 °C to +125 °C - qualified for under-hood automotive, motor drive feedback, and industrial PLC I/O modules. |
| ESD protection | HBM > 5000 V, CDM > 1000 V - withstands handling and board-level transients without external protection. |
Pinout & Package
XSON6 plastic extremely thin small outline package (SOT886); no leads; 6 terminals; body dimensions 1.0 × 1.45 × 0.5 mm; terminal pitch 0.5 mm; wettable flank compatible.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Not connected | Electrically isolated; no internal connection - must be left floating or grounded per layout best practice. |
| 2 | Data input (A) | Schmitt-trigger input with hysteresis; accepts overvoltage up to 3.6 V regardless of VCC. |
| 3 | Ground (GND) | Reference node for all input/output thresholds and power dissipation; requires low-impedance PCB plane. |
| 4 | Data output (Y) | CMOS push-pull output; drives loads up to ±20 mA; IOFF disables output when VCC = 0 V. |
| 5 | Not connected | Electrically isolated; no internal connection - must be left floating or grounded per layout best practice. |
| 6 | Supply voltage (VCC) | Primary power rail; powers internal logic and output stage; supports dynamic voltage scaling from 0.8 V. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range | 0.8 V to 3.6 V operation enables single-bom support across multiple voltage domains in portable and IoT devices. |
| IOFF partial power-down | Output disable at VCC = 0 V prevents back-current flow - critical for hot-swap and multi-supply sequencing. |
| Low static power | ICC ≤ 1.4 μA max at –40 °C to +125 °C - extends battery life in always-on wake-up detection circuits. |
| High noise immunity | Input hysteresis ≥0.79 V at 3.0 V supply rejects >200 mV of superimposed noise on sensor signals. |
| Overvoltage tolerant inputs | Accepts 3.6 V inputs while VCC = 1.2 V - eliminates need for external clamping diodes in mixed-voltage interfaces. |
Applications
| Industrial Sensor Interface | Automotive Body Control |
|---|---|
Use Scenario: Conditioning slow-rising analog switch outputs from door latch or seat position sensors before MCU GPIO sampling. IC Role / Device Role / Timing Role: Schmitt-trigger buffer cleans noisy mechanical contact bounce and ensures clean digital edge transitions. Use Value: Eliminates software debouncing overhead and reduces false triggers caused by EMI in 12 V vehicle harnesses. | Use Scenario: Level-shifting and noise filtering for LIN bus wake-up signals routed to low-power microcontrollers. IC Role / Device Role / Timing Role: Input conditioner for 12 V-compatible wake-up pulses entering 3.3 V domain; IOFF prevents backfeed during sleep mode. Use Value: Enables reliable sub-μA sleep current compliance while maintaining fast wake-up response (<4 ns propagation delay). |
| Portable Medical Device | Smart Home Motion Detection |
Use Scenario: Signal conditioning for PIR sensor outputs in battery-powered wearable monitors with strict power budgets. IC Role / Device Role / Timing Role: Low-IQ buffer isolates high-impedance pyroelectric sensor node from MCU input leakage and capacitive loading. Use Value: Reduces system standby current by >50 % versus standard buffers, extending coin-cell battery life to >2 years. | Use Scenario: Debouncing and ESD protection for mechanical tamper switches on smart thermostat enclosures. IC Role / Device Role / Timing Role: Input interface with integrated hysteresis and 5 kV HBM ESD rating - replaces discrete RC + TVS solution. Use Value: Cuts BOM count by 3 components and improves long-term reliability in humid indoor environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schmitt-trigger buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G17DBVR | VCC range 1.65–5.5 V; higher ICC (10 μA typ); no IOFF; VH = 0.3–0.5 V lower at 3.3 V. | Lacks power-down isolation; unsuitable for hot-swap or multi-rail sequencing where backfeed must be blocked. | Select only if operating exclusively at ≥1.65 V and IOFF is not required. |
| 74LVC1G17GW,125 | TSSOP5 package (SOT353-1); same electrical specs but larger footprint (2.2 × 1.35 mm vs. 1.45 × 1.0 mm); 5-pin vs. 6-pin layout. | Requires PCB redesign; less suitable for space-constrained wearables or dense automotive modules. | Choose when legacy TSSOP assembly infrastructure exists and board area is not constrained. |
Compared with SN74LVC1G17DBVR and 74LVC1G17GW,125, the 74AUP1G17GM,132 uniquely delivers sub-μA static current, IOFF protection, and XSON6 miniaturization - making it optimal for ultra-low-power, multi-supply, and space-sensitive designs.
Availability
74AUP1G17GM,132 is available at Aetrix Electronics and suitable for industrial sensor interface, automotive body control, portable medical device, and smart home motion detection applications requiring stable component supply, extended temperature qualification, and long-term lifecycle assurance.
Supply support for 74AUP1G17GM,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions - serving automotive, industrial, and consumer markets with ASIL-compliant and AEC-Q200-qualified components.
The 74AUP (Advanced Ultra-low Power) product line targets battery-operated and energy-sensitive systems, emphasizing nanowatt static power, wide VCC scalability, and robust IO architecture for next-generation IoT and automotive edge nodes.
FAQ
What is the maximum input voltage the 74AUP1G17GM,132 can tolerate when VCC = 0 V?
The device supports overvoltage-tolerant inputs up to 3.6 V regardless of VCC level. When VCC = 0 V, VI may reach +3.6 V without damage or excessive leakage - confirmed by absolute maximum ratings (VI = –0.5 V to +4.6 V) and IOFF functionality that isolates the output.
Does the 74AUP1G17GM,132 require external pull-up or pull-down resistors on its input or output?
No external biasing is required. The Schmitt-trigger input has defined VT+ and VT− thresholds across all VCC levels, and the CMOS push-pull output drives rail-to-rail without needing termination. Pull resistors are unnecessary unless specific system-level bus contention or fail-safe states demand them.
How does the hysteresis voltage (VH) change with supply voltage?
VH increases with VCC: at VCC = 0.8 V, VH = 0.07–0.50 V; at VCC = 3.0 V, VH = 0.79–1.31 V. This scaling ensures consistent noise margin percentage-wise - e.g., ~26 % of VCC at 3.0 V - maintaining robustness across the full operating range.
Can the 74AUP1G17GM,132 drive a 50 pF load while maintaining specified propagation delay?
While not characterized beyond 30 pF in the datasheet, measured tpd at CL = 30 pF is 3.1–7.5 ns (VCC = 3.0–3.6 V). Driving 50 pF will increase delay nonlinearly - expect ~10–12 ns. For timing-critical paths, limit load to ≤30 pF or add series resistance to damp ringing without degrading edge rate.
74AUP1G17GM,132 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- Schmitt Trigger
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT886 (1.45x1)
74AUP1G17GM,132 FAQ
1.How can I place an order for 74AUP1G17GM,132 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP1G17GM,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP1G17GM,132 reliable?
The price and inventory of 74AUP1G17GM,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G17GM,132 is usually 5 days.
3.What payment methods are accepted for 74AUP1G17GM,132?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G17GM,132 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP1G17GM,132?
74AUP1G17GM,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP1G17GM,132 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP1G17GM,132?
For technical support, including 74AUP1G17GM,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G17GM,132 requirements.
6.How does Aetrix verify that 74AUP1G17GM,132 is sourced from the original manufacturer or authorized distributors?
All 74AUP1G17GM,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G17GM,132 meets industry standards.
7.What is the process for return or replacement of 74AUP1G17GM,132?
All 74AUP1G17GM,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G17GM,132, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP1G17GM,132 part is unused and in its original packaging.
Return procedure for 74AUP1G17GM,132:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP1G17GM,132 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

