Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74AUP1G17GN,132

Name: 74AUP1G17GN,132
Brand: NXP Semiconductors
SKU: 74AUP1G17GN,132
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP1G17GN,132

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFDFN

Datasheet:: 74AUP1G17GN,132.pdf

Description:: IC BUFFER NON-INVERT 3.6V 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:145,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP1G17GN,132 from Nexperia is a single-channel CMOS Schmitt-trigger buffer optimized for ultra-low-power operation across 0.8 V to 3.6 V supply rails. It provides hysteresis (VH = 0.79–1.31 V at VCC = 3.0 V), IOFF-enabled partial power-down protection, and guaranteed operation from –40 °C to +125 °C - enabling robust signal conditioning in battery-powered sensor interfaces and I²C bus level-shifting applications.

For engineers reviewing the 74AUP1G17GN,132 datasheet, 74AUP1G17GN,132 pinout, 74AUP1G17GN,132 application, or 74AUP1G17GN,132 equivalent, key selection criteria include its 6-terminal XSON6 package (SOT1115), sub-1 μA max ICC at 25 °C, ±0.75 μA max input leakage over full temperature range, and propagation delay as low as 1.5 ns (CL = 5 pF, VCC = 3.0 V).

Technical Context

This device implements a single non-inverting Schmitt-trigger buffer with asymmetric input thresholds (VT+ = 1.88–2.32 V, VT− = 0.88–1.24 V at VCC = 3.0 V) to reject noise on slow-rising signals. Its IOFF circuit actively disables outputs during power-down, blocking backflow current when VCC = 0 V.

The logic function is strictly combinational (A → Y), with no internal latching or clocking. All static and dynamic parameters - including VOH/VOL, tPD, and CPD (4.0 pF at VCC = 3.6 V) - are fully characterized across –40 °C to +125 °C and VCC = 0.8–3.6 V per JEDEC standards JESD8-12 through JESD8C.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	0.8 V to 3.6 V - supports direct interface with 0.9 V, 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains
Max ICC (25 °C)	0.5 μA - enables multi-year battery life in always-on IoT endpoint nodes
Hysteresis Voltage (VH)	0.79–1.31 V at VCC = 3.0 V - rejects >1.3 V peak-to-peak noise without false triggering
Propagation Delay (tPD)	1.5 ns (min) at VCC = 3.0 V, CL = 5 pF - sufficient for <667 MHz data rate in clean digital paths
IOFF Leakage (VCC = 0 V)	±0.75 μA max - prevents cross-talk and unintended biasing in hot-swap or multi-rail systems
Input Overvoltage Tolerance	3.6 V absolute max - allows safe interfacing with 3.3 V signals even when VCC = 0.8 V
ESD Rating (HBM)	5000 V - exceeds IEC 61000-4-2 Level 3 for industrial environments

Pinout & Package

XSON6 package (SOT1115): extremely thin small outline, no leads, 6 terminals, body size 0.9 × 1.0 × 0.35 mm, terminal pitch 0.5 mm. Pin 1 index located at lower-left corner below marking code "pJ".

Pin/Terminal	Circuit Role	Design Meaning
1	Not connected	Internally unconnected; must remain floating or grounded per layout best practice
2	Data input (A)	Schmitt-triggered input accepting 0–3.6 V; immune to slow edges and noise
3	Ground (GND)	Reference node for all voltage measurements and ESD discharge path
4	Data output (Y)	CMOS-compatible buffered output; drives loads up to ±4 mA at VCC = 3.0 V
5	Not connected	Internally unconnected; must remain floating or grounded per layout best practice
6	Supply (VCC)	Primary power rail; IOFF activates automatically when VCC = 0 V

Key Features

Feature	Design Value
Wide VCC range (0.8–3.6 V)	Enables single-bom deployment across multiple voltage domains without redesign
IOFF partial power-down	Prevents damaging backflow current during system sleep or rail sequencing
High noise immunity (VH ≥ 0.79 V)	Rejects EMI-induced glitches on long PCB traces or unshielded cables
Low dynamic power (CPD = 4.0 pF)	Reduces switching losses in high-frequency clock/data buffering applications
–40 °C to +125 °C operation	Validated for under-hood automotive, industrial motor control, and outdoor sensor use

Applications

Industrial Sensor Interface

I²C Bus Level Shifting

Use Scenario: Conditioning noisy analog sensor outputs (e.g., thermistor, RTD, or Hall-effect) before ADC sampling in programmable logic controllers.

IC Role / Device Role / Timing Role: Schmitt-trigger buffer cleans slow-rising signals and eliminates chatter caused by mechanical vibration or EMI.

Use Value: Eliminates need for external RC filtering and software debouncing, reducing BOM count and firmware complexity.

Use Scenario: Translating 1.8 V microcontroller I²C signals to 3.3 V peripheral side in mixed-voltage embedded systems.

IC Role / Device Role / Timing Role: Unidirectional level shifter using VCC = 3.3 V and input referenced to 1.8 V domain.

Use Value: Maintains I²C timing integrity (tPD ≤ 1.5 ns) while supporting standard-mode (100 kHz) and fast-mode (400 kHz) speeds.

Battery-Powered Wearables

Automotive Body Control Module

Use Scenario: Debouncing push-button inputs in hearables or smartwatches where quiescent current directly impacts battery lifetime.

IC Role / Device Role / Timing Role: Input conditioner for wake-up interrupt lines; operates at VCC = 1.2 V to minimize system power.

Use Value: ICC ≤ 0.9 μA max ensures <1 μA contribution to system standby current, extending shelf life beyond 2 years.

Use Scenario: Signal conditioning for LIN bus diagnostic inputs or door-lock switch monitoring in harsh automotive environments.

IC Role / Device Role / Timing Role: Noise-immune buffer isolating low-voltage MCU GPIOs from 12 V vehicle harness transients.

Use Value: Withstands –40 °C to +125 °C and 5000 V HBM ESD, eliminating external TVS diodes in cost-sensitive modules.

Equivalent & Alternatives

The following parts are listed as comparable options for similar Schmitt-trigger buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G17DBVR	VCC range 1.65–5.5 V; higher ICC (10 μA typ); no IOFF	Not suitable for partial power-down or sub-1.65 V operation	Select only if operating exclusively above 1.65 V and IOFF is unnecessary
74LVC1G17GW,125	TSSOP5 package (SOT353-1); larger footprint (2.2 × 1.35 mm); same electrical specs	Preferred for hand-soldering or legacy board compatibility	Choose when XSON6 assembly capability is unavailable or thermal derating margin is critical

Compared with SN74LVC1G17DBVR and 74LVC1G17GW,125, the 74AUP1G17GN,132 uniquely delivers sub-1 μA ICC, 0.8 V minimum VCC, and IOFF - making it the only option for ultra-low-power, multi-rail, or hot-swap-critical designs.

Availability

74AUP1G17GN,132 is available at Aetrix Electronics and suitable for industrial sensor interfaces, battery-powered wearables, automotive body control modules, and I²C level-shifting applications requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74AUP1G17GN,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency-enhancing components - delivering high-performance, reliable, and scalable solutions for automotive, industrial, mobile, and computing markets.

The 74AUP (Advanced Ultra-low Power) logic family targets energy-constrained applications requiring sub-microamp quiescent current, wide VCC flexibility, and robust noise immunity - especially in portable, automotive, and industrial edge devices.

FAQ

What is the maximum recommended load capacitance for stable operation?

The device is fully characterized up to CL = 30 pF, with tPD = 3.1–7.5 ns depending on VCC and frequency. For optimal noise immunity and rise/fall time control, keep total capacitive load (including PCB trace and input capacitance of driven device) ≤20 pF. Exceeding 30 pF may increase propagation delay nonlinearly and degrade hysteresis effectiveness.

Can 74AUP1G17GN,132 be used with VCC = 0 V while signals are present on A or Y?

Yes - the IOFF circuit actively disables the output and limits VI/O leakage to ±0.75 μA when VCC = 0 V, allowing safe "live insertion" into powered systems. Inputs remain overvoltage-tolerant to 3.6 V regardless of VCC state, preventing latch-up or damage during hot-swap events.

How does hysteresis vary with supply voltage?

VH = VT+ − VT− ranges from 0.07–0.50 V at VCC = 0.8 V to 0.79–1.31 V at VCC = 3.0 V. Thresholds scale approximately linearly: VT+ ≈ 0.63 × VCC and VT− ≈ 0.30 × VCC at 25 °C. This ensures consistent noise margin percentage across the full 0.8–3.6 V range.

Is there a recommended PCB layout for minimizing EMI susceptibility?

Place a 100 nF ceramic decoupling capacitor between VCC and GND within 2 mm of pins 6 and 3. Keep input (pin 2) and output (pin 4) traces short and separated; avoid routing near noisy switching nodes. Ground the two n.c. pins (1 and 5) to improve thermal conduction and reduce parasitic coupling in high-density layouts.

74AUP1G17GN,132 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74AUP

Package/Case:: 6-XFDFN

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: Schmitt Trigger

Output Type:: Push-Pull

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON (0.9x1)

74AUP1G17GN,132 FAQ

1.How can I place an order for 74AUP1G17GN,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1G17GN,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1G17GN,132 reliable?

The price and inventory of 74AUP1G17GN,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G17GN,132 is usually 5 days.

3.What payment methods are accepted for 74AUP1G17GN,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G17GN,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1G17GN,132?

74AUP1G17GN,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1G17GN,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1G17GN,132?

For technical support, including 74AUP1G17GN,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G17GN,132 requirements.

6.How does Aetrix verify that 74AUP1G17GN,132 is sourced from the original manufacturer or authorized distributors?

All 74AUP1G17GN,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G17GN,132 meets industry standards.

7.What is the process for return or replacement of 74AUP1G17GN,132?

All 74AUP1G17GN,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G17GN,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1G17GN,132 part is unused and in its original packaging.

Return procedure for 74AUP1G17GN,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…