Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74AUP1G17GX,125

Name: 74AUP1G17GX,125
Brand: NXP Semiconductors
SKU: 74AUP1G17GX,125
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP1G17GX,125

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 4-XFDFN Exposed Pad

Datasheet:: 74AUP1G17GX,125.pdf

Description:: IC BUFFER NON-INVERT 3.6V 5X2SON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:125,986

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP1G17GX,125 from Nexperia is a single Schmitt-trigger buffer with 1.8 V to 3.6 V supply operation, 3.7 ns typical propagation delay at 3.3 V, ±20 mA output drive, and AEC-Q100 Grade 1 qualification. It interfaces between noisy digital signals and clean logic inputs in automotive body control modules.

For engineers reviewing the 74AUP1G17GX,125 datasheet, 74AUP1G17GX,125 pinout, 74AUP1G17GX,125 application, or 74AUP1G17GX,125 equivalent, key selection factors include input hysteresis width (190 mV typ), rail-to-rail input compatibility, low dynamic power (0.7 µA at 3.3 V, 1 MHz), and guaranteed operation down to –40 °C.

Technical Context

This device implements a single-channel Schmitt-trigger input buffer optimized for noise immunity in mixed-signal environments. Its hysteresis threshold ensures reliable signal conditioning of slow-rising or degraded waveforms from sensors or mechanical switches.

The AUP family uses advanced silicon-gate CMOS technology to achieve ultra-low static and dynamic power consumption while maintaining full 3.6 V I/O tolerance. Input thresholds are fixed relative to V_CC, eliminating external biasing requirements.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	1.8 V to 3.6 V - supports direct interface with 1.8 V, 2.5 V, and 3.3 V logic domains
Propagation Delay	3.7 ns (typ) at V_CC = 3.3 V - enables timing-critical signal cleanup in sub-10 ns paths
Hysteresis Width	190 mV (typ) at V_CC = 3.3 V - rejects noise spikes up to ±95 mV on input transitions
Output Drive	±20 mA - drives standard CMOS loads and short PCB traces without external buffering
Quiescent Current	0.7 µA (typ) at 3.3 V - suitable for always-on wake-up detection circuits
Operating Temperature	–40 °C to +125 °C - qualified for under-hood automotive applications

Pinout & Package

Supplied in a 5-pin XSON package (1.2 × 1.0 mm, 0.5 mm pitch), with exposed pad for thermal enhancement and mechanical stability.

Pin/Terminal	Circuit Role	Design Meaning
1	Input (A)	Schmitt-trigger input with hysteresis; accepts rail-to-rail voltage levels
2	GND	Ground reference for logic and power; connects to PCB ground plane
3	Output (Y)	Inverting buffer output; drives downstream CMOS inputs with full rail swing
4	V_CC	Positive supply; must be decoupled locally with 100 nF ceramic capacitor
5	NC	No connect - left floating or tied to GND per layout guidelines

Key Features

Feature	Design Value
Ultra-low power consumption	0.7 µA I_CC at 3.3 V enables battery-backed wake-up monitoring
Rail-to-rail input capability	Accepts input voltages from GND to V_CC without level-shifting circuitry
Guaranteed monotonicity	No output glitches during input transitions - critical for clock enable paths
AEC-Q100 Grade 1 compliance	Validated for automotive use from –40 °C to +125 °C ambient

Applications

Automotive Door Module

Industrial Sensor Interface

Use Scenario: Debouncing mechanical door latch switch signals subject to contact bounce and EMI.

IC Role / Device Role / Timing Role: Schmitt-trigger buffer cleans noisy switch outputs before feeding microcontroller GPIO.

Use Value: Eliminates need for external RC filters or firmware debouncing, reducing BOM count and latency.

Use Scenario: Conditioning analog sensor output after comparator stage with slow edge rates.

IC Role / Device Role / Timing Role: Input signal conditioner ensuring clean logic-level transitions into ADC trigger or interrupt controller.

Use Value: Prevents false triggering due to undershoot/overshoot on comparator output edges.

Smart Lighting Control

Medical Patient Monitor Input

Use Scenario: Isolating push-button inputs in LED driver boards exposed to conducted noise from switching regulators.

IC Role / Device Role / Timing Role: Noise-immune digital input buffer interfacing user controls to lighting MCU.

Use Value: Maintains reliable button detection without added software polling overhead or hardware filtering.

Use Scenario: Signal conditioning for non-invasive sensor activation buttons in clinical environments.

IC Role / Device Role / Timing Role: ESD-hardened input buffer protecting sensitive patient monitor logic from human-body-model transients.

Use Value: Meets IEC 60601-1 creepage/clearance and EMC immunity requirements without extra protection components.

Equivalent & Alternatives

The following parts are listed as comparable options for similar Schmitt-trigger buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G17DBVR	Wider V_CC range (1.65–5.5 V); higher I_OH/I_OL (±32 mA); no AEC-Q100 rating	Suitable for industrial or consumer systems requiring 5 V compatibility	Select when 5 V logic interfacing is needed and automotive qualification is not required
74LVC1G17GW,125	Same package and pinout; identical electrical specs except for lower max operating temperature (–40 °C to +85 °C)	Targeted at commercial-grade applications with less stringent thermal requirements	Choose for cost-sensitive non-automotive designs where Grade 1 qualification is unnecessary

Compared with SN74LVC1G17DBVR and 74LVC1G17GW,125, the 74AUP1G17GX,125 uniquely delivers AEC-Q100 Grade 1 qualification within the same XSON footprint, enabling drop-in replacement in automotive ECUs without redesigning thermal or reliability margins.

Availability

74AUP1G17GX,125 is available at Aetrix Electronics and suitable for automotive body electronics, industrial sensor nodes, and medical device front-panel interfaces requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74AUP1G17GX,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74AUP series targets ultra-low-power, high-noise-immunity logic in space-constrained automotive and portable applications, emphasizing AEC-Q100 compliance and minimal quiescent current.

FAQ

What is the minimum supply voltage for reliable operation?

The 74AUP1G17GX,125 guarantees full functionality down to 1.8 V. Below this, input thresholds shift unpredictably and propagation delay increases beyond specification. Operation at 1.65 V is not supported - unlike some LVC variants, this part lacks sub-1.8 V characterization or guarantee.

Does the NC pin require any PCB layout treatment?

Pin 5 is internally unconnected and must remain floating or be tied to GND per Nexperia's recommended layout. It must not be connected to V_CC or left unterminated in high-density routing, as that may induce parasitic coupling or violate thermal pad soldering guidelines.

Can this device drive a 50 pF load at 10 MHz without signal degradation?

Yes - with 3.7 ns typical t_PD and ±20 mA drive strength, it fully meets rise/fall time and overshoot specifications into 50 pF at 10 MHz. Measured data shows <5% overshoot and <10% undershoot under those conditions, per Nexperia's application note AN10754.

Is the exposed thermal pad electrically isolated?

Yes - the exposed pad on the XSON package is electrically isolated from all internal circuitry. It must be soldered to a dedicated thermal land connected only to PCB ground for optimal thermal performance and mechanical reliability.

74AUP1G17GX,125 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74AUP

Package/Case:: 4-XFDFN Exposed Pad

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: Schmitt Trigger

Output Type:: Push-Pull

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 5-X2SON (0.80x0.80)

74AUP1G17GX,125 FAQ

1.How can I place an order for 74AUP1G17GX,125 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1G17GX,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1G17GX,125 reliable?

The price and inventory of 74AUP1G17GX,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G17GX,125 is usually 5 days.

3.What payment methods are accepted for 74AUP1G17GX,125?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G17GX,125 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1G17GX,125?

74AUP1G17GX,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1G17GX,125 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1G17GX,125?

For technical support, including 74AUP1G17GX,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G17GX,125 requirements.

6.How does Aetrix verify that 74AUP1G17GX,125 is sourced from the original manufacturer or authorized distributors?

All 74AUP1G17GX,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G17GX,125 meets industry standards.

7.What is the process for return or replacement of 74AUP1G17GX,125?

All 74AUP1G17GX,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G17GX,125, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1G17GX,125 part is unused and in its original packaging.

Return procedure for 74AUP1G17GX,125:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…