Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AUP1G240GS,132

Name: 74AUP1G240GS,132
Brand: Nexperia USA Inc.
SKU: 74AUP1G240GS,132
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP1G240GS,132

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFDFN

Datasheet:: 74AUP1G240GS,132.pdf

Description:: IC BUFFER INVERT 3.6V 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:247,900

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP1G240GS,132 from NXP Semiconductors is a single 2-input inverting buffer/line driver with 3-state output, operating from 0.8 V to 3.6 V supply, featuring 2.9 ns typical propagation delay at 3.3 V and ±20 mA output drive capability. It is used in low-power logic interfacing between mixed-voltage domains in portable IoT sensor nodes.

For engineers reviewing the 74AUP1G240GS,132 datasheet, 74AUP1G240GS,132 pinout, 74AUP1G240GS,132 application, or 74AUP1G240GS,132 equivalent, key selection factors include voltage-level translation support, ultra-low static current (0.9 µA max), 3-state control timing, and XSON-6 package thermal performance in space-constrained PCB layouts.

Technical Context

This device implements standard TTL-compatible input thresholds with CMOS output structure, enabling bidirectional level shifting between 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic rails. Its 3-state enable input (OE) is active-low and referenced to V_CC, ensuring predictable bus release behavior during power sequencing.

The AUP (Advanced Ultra-low Power) family uses optimized silicon process and dynamic gate biasing to achieve sub-1 µA I_CC across full temperature range while maintaining rail-to-rail output swing. Input hysteresis (±100 mV) suppresses noise-induced switching on slow-rising signals.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	0.8 V to 3.6 V - supports direct interface with 1.2 V core logic and 3.3 V I/O without external level shifters
Max Propagation Delay	2.9 ns at V_CC = 3.3 V, C_L = 15 pF - enables reliable operation in 300+ MHz data strobe paths
I_CC (Static Current)	0.9 µA max at T_A = 25 °C - extends battery life in always-on sensor wake-up circuits
Output Drive Strength	±20 mA at V_CC = 3.0 V - drives four 74AUP inputs or 15 pF trace capacitance with <10% overshoot
Input Hysteresis	±100 mV - prevents chatter on noisy reset or interrupt lines in industrial edge nodes
ESD Protection	HBM ±2000 V - meets IEC 61000-4-2 Level 2 for board-level ESD robustness

Pinout & Package

XSON-6 (SOT886) package: 1.2 mm × 1.0 mm footprint, 0.5 mm pitch, 0.35 mm nominal height, exposed die pad for thermal dissipation.

Pin/Terminal	Circuit Role	Design Meaning
1	OE (Active-Low Output Enable)	Asserted low enables output; high-Z state isolates bus when deasserted - critical for shared data line arbitration
2	GND	Reference ground for all I/O and internal logic - must be connected to low-impedance system ground plane
3	A	Data input - accepts 0.8–3.6 V logic levels with hysteresis; no external pull-up required
4	Y	Inverted buffered output - drives downstream loads with rail-to-rail swing and controlled edge rates
5	V_CC	Power supply - decoupling capacitor (100 nF) required within 3 mm of pin for stable switching
6	NC	No connect - internally unconnected; left floating or tied to GND per layout best practice

Key Features

Feature	Design Value
Ultra-low power consumption	0.9 µA max I_CC enables multi-year coin-cell operation in wireless sensor transmitters
Rail-to-rail output swing	Ensures full logic margin at both 1.2 V and 3.3 V rails without signal degradation
Input hysteresis	±100 mV threshold separation eliminates false triggering on slow or noisy control signals
Small XSON-6 package	1.2 mm × 1.0 mm footprint saves >60% board area vs. standard SOT363 in wearable PCBs

Applications

IoT Sensor Interface

Wearable Power Management

Use Scenario: Interfacing MEMS accelerometer output (1.8 V LVCMOS) to MCU host (3.3 V GPIO).

IC Role / Device Role / Timing Role: Level-shifting inverting buffer with 3-state control for bidirectional sensor configuration register access.

Use Value: Eliminates discrete level shifter IC; maintains <3 ns timing skew across voltage domains.

Use Scenario: Enabling/disabling power to BLE radio module based on motion-detection interrupt.

IC Role / Device Role / Timing Role: Low-leakage enable gate with fast turn-off (<5 ns) to cut standby current in sleep mode.

Use Value: Reduces system quiescent current by 18 µA versus standard buffer due to sub-µA I_CC.

Industrial Edge Node

Medical Diagnostic Handheld

Use Scenario: Isolating SPI MISO line during firmware update to prevent bus contention.

IC Role / Device Role / Timing Role: 3-state buffer controlled by FPGA configuration state machine.

Use Value: Guarantees clean bus release with <100 ps output transition jitter under 85 °C ambient.

Use Scenario: Driving LCD segment backplane signal from ultra-low-power ARM Cortex-M0+ core.

IC Role / Device Role / Timing Role: Inverting driver with rail-to-rail output to maximize contrast ratio at 1.2 V supply.

Use Value: Delivers full 1.2 V swing with <5% droop at 100 kHz update rate, improving display legibility.

Equivalent & Alternatives

The following parts are listed as comparable options for similar low-voltage inverting buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G240DBVR	Higher I_CC (10 µA typ), wider V_CC range (1.65–5.5 V), no input hysteresis	Better suited for 5 V tolerant legacy interfaces; less optimal for sub-2 V battery systems	Select when interfacing with 5 V peripherals or requiring higher drive strength (32 mA)
74LVC1G04GW,125	No 3-state output; fixed inverting function only; same V_CC range (1.65–5.5 V)	Applicable where bus isolation is unnecessary and board space allows separate OE logic	Choose when simplifying BOM count outweighs need for dynamic bus control

Compared with SN74LVC1G240DBVR and 74LVC1G04GW,125, the 74AUP1G240GS,132 uniquely balances sub-1 µA static current, 3-state controllability, and 0.8 V minimum supply-making it the only option qualified for 1.2 V core-powered medical wearables requiring guaranteed bus isolation.

Availability

74AUP1G240GS,132 is available at Aetrix Electronics and suitable for IoT sensor interface, wearable power management, and industrial edge node designs requiring stable component supply across long-lifecycle production programs.

Supply support for 74AUP1G240GS,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, focused on secure connectivity solutions for automotive, industrial, and IoT markets.

The 74AUP logic family targets ultra-low-power, small-footprint digital interfacing in battery-operated and thermally constrained applications, emphasizing sub-1 µA static current and 0.8–3.6 V operational flexibility.

FAQ

What is the maximum clock frequency supported by the 74AUP1G240GS,132?

The 74AUP1G240GS,132 is not a clocked device but an asynchronous buffer. Its usable data rate is determined by propagation delay (2.9 ns typical at 3.3 V) and output rise/fall times (1.8 ns). For clean signal integrity, it reliably supports data strobes up to 300 MHz in point-to-point configurations with proper termination and layout.

Can the 74AUP1G240GS,132 operate with V_CC = 1.2 V and still drive a 15 pF load?

Yes. At V_CC = 1.2 V, the device delivers ≥±8 mA output drive into 15 pF, achieving 3.8 ns propagation delay and 2.1 ns edge times. This meets timing requirements for 1.2 V core logic interconnect in modern microcontrollers and sensors.

Is the NC pin (Pin 6) required to be grounded?

No. Pin 6 is internally unconnected. NXP recommends leaving it floating or connecting it to GND for mechanical stability and EMI reduction. Neither connection affects electrical performance, but grounding improves solder joint reliability in reflow processes.

Does the 74AUP1G240GS,132 support hot insertion or live bus swapping?

No. The device lacks powered-off protection (I_OFF) and bus-hold circuitry. Applying input signals while V_CC is absent may cause latch-up or excessive current draw. Hot-swap operation requires external series resistors or dedicated hot-swap controllers.

74AUP1G240GS,132 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AUP

Package/Case:: 6-XFDFN

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON, SOT1202 (1x1)

74AUP1G240GS,132 FAQ

1.How can I place an order for 74AUP1G240GS,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1G240GS,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1G240GS,132 reliable?

The price and inventory of 74AUP1G240GS,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G240GS,132 is usually 5 days.

3.What payment methods are accepted for 74AUP1G240GS,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G240GS,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1G240GS,132?

74AUP1G240GS,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1G240GS,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1G240GS,132?

For technical support, including 74AUP1G240GS,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G240GS,132 requirements.

6.How does Aetrix verify that 74AUP1G240GS,132 is sourced from the original manufacturer or authorized distributors?

All 74AUP1G240GS,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G240GS,132 meets industry standards.

7.What is the process for return or replacement of 74AUP1G240GS,132?

All 74AUP1G240GS,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G240GS,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1G240GS,132 part is unused and in its original packaging.

Return procedure for 74AUP1G240GS,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…