Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74AUP1G3208GF,132

Part No.:
74AUP1G3208GF,132
Manufacturer:
Nexperia USA Inc.
Category:
Gates and Inverters - Multi-Function, Configurable
Package:
6-XFDFN
Datasheet:
Aetrix74AUP1G3208GF,132.pdf
Description:
IC 3-IN OR-AND GATE LP 6XSON
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:4,539

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74AUP1G3208GF,132 from Nexperia is a single low-power 3-input OR-AND logic gate (Y = (A + B) × C) with Schmitt-trigger inputs, operating from 0.8 V to 3.6 V supply. It delivers ultra-low static current (≤1.4 μA max at −40 °C to +125 °C), IOFF-enabled partial power-down protection, and input overvoltage tolerance up to 3.6 V - deployed in battery-powered sensor interfaces and portable MCU peripheral logic.

For engineers reviewing the 74AUP1G3208GF,132 datasheet, 74AUP1G3208GF,132 pinout, 74AUP1G3208GF,132 application, or 74AUP1G3208GF,132 equivalent, key selection criteria include its dual-voltage compatibility (0.8–3.6 V), guaranteed propagation delay ≤3.6 ns at 3.0 V/5 pF, Schmitt-trigger noise immunity, and IOFF-backed system-level power sequencing support.

Technical Context

This device implements a fixed Boolean function Y = (A + B) × C - not reconfigurable - with all three inputs featuring Schmitt-trigger thresholds for robust noise rejection on slow-rising signals. Its IOFF circuit actively disables outputs during VCC = 0 V, preventing backflow current in mixed-supply or hot-swap systems.

It complies with JEDEC standards across five voltage bands (JESD8-12 through JESD8C), supports operation from −40 °C to +125 °C, and achieves <10% VCC overshoot/undershoot under switching loads - critical for signal integrity in compact, low-noise PCB layouts.

Key Specifications

Parameter Value and Actual Design Meaning
Logic Function Fixed 3-input OR-AND: Y = (A + B) × C - no configuration required; enables compact combinational logic without external gates.
Supply Voltage Range 0.8 V to 3.6 V - interoperable with 1.2 V, 1.8 V, 2.5 V, and 3.3 V domains; eliminates level-shifting in multi-rail systems.
Max ICC (−40 °C to +125 °C) 1.4 μA - enables >10-year battery life in always-on IoT endpoints with sub-μA sleep budgets.
Propagation Delay (3.0 V, 5 pF) 3.6 ns max - sufficient for 100+ MHz clock-domain interfacing in microcontroller GPIO expansion paths.
IOFF Leakage (VCC = 0 V) ±0.75 μA - ensures safe isolation during firmware updates or brown-out recovery without damaging downstream ICs.
Input Threshold Hysteresis Typical 100 mV - rejects EMI-induced glitches on long traces or unshielded sensor lines in industrial environments.
ESD Robustness HBM >5000 V, CDM >1000 V - withstands handling and board assembly without special ESD controls.

Pinout & Package

XSON6 plastic extremely thin small outline package; no leads; 6 terminals; body 1.0 × 1.0 × 0.35 mm (SOT1202). Pin 1 index located at lower-left corner below marking code 'a2'.

Pin/Terminal Circuit Role Design Meaning
1 (A) Data input A First OR operand; Schmitt-triggered for noise margin; accepts 0–3.6 V regardless of VCC.
2 (GND) Ground reference 0 V return path for logic and power; must be low-impedance to maintain VIH/VIL thresholds.
3 (B) Data input B Second OR operand; electrically identical to Pin 1; enables dual-input OR before AND stage.
4 (Y) Data output Y Open-drain compatible output; drives capacitive loads ≤30 pF within spec; IOFF active when VCC = 0.
5 (VCC) Supply voltage Primary power rail; powers internal logic and output buffer; IOFF monitoring node.
6 (C) Data input C AND enable input; high = enable OR result; low = force output low; defines gate's functional polarity.

Key Features

Feature Design Value
Wide VCC range (0.8–3.6 V) Eliminates need for separate voltage translators when interfacing legacy 1.2 V logic with modern 3.3 V peripherals.
Schmitt-trigger inputs Provides ≥100 mV hysteresis per input - suppresses chatter on noisy analog sensor outputs or mechanical switch debouncing.
IOFF partial power-down Prevents destructive back-current flow into powered-down sections during system sleep or reset sequences.
Overvoltage-tolerant inputs Accepts 0–3.6 V signals even when VCC = 0.8 V - simplifies mixed-voltage I/O routing without external clamps.
Low dynamic power (CPD = 4.0 pF) Reduces switching energy to <1 μW at 1 MHz/3.3 V - critical for duty-cycled wireless sensor nodes.

Applications

Industrial Sensor Interface Portable MCU GPIO Expansion

Use Scenario: Combining multiple fault indicators (e.g., temperature, humidity, motion) into a single alert line feeding an MCU interrupt pin.

IC Role / Device Role / Timing Role: Performs hardware-level OR of three sensor status bits, then ANDs result with system-enable signal to gate alerts during maintenance mode.

Use Value: Offloads polling logic from firmware; reduces wake-up latency by 2.3 μs vs. software polling; eliminates MCU GPIO pin usage.

Use Scenario: Adding programmable LED control logic to a space-constrained wearable device using a 1.8 V MCU and 3.3 V LED driver.

IC Role / Device Role / Timing Role: Acts as level-translating combinatorial gate: ORs two MCU GPIOs, then ANDs with 3.3 V enable to drive LED anode.

Use Value: Replaces discrete MOSFET + resistor solution; saves 2.1 mm² PCB area; maintains 3.6 ns timing margin at 3.3 V.

Battery-Powered IoT Node Automotive Body Control Module

Use Scenario: Enabling wake-on-event functionality where door-open, motion, and light sensors trigger MCU wakeup only if system is armed.

IC Role / Device Role / Timing Role: Implements (Door ∨ Motion ∨ Light) ∧ Armed logic in hardware; output directly connects to MCU WAKE pin.

Use Value: Draws ≤0.9 μA static current at 1.2 V - extends coin-cell life beyond 5 years; IOFF prevents leakage during deep sleep.

Use Scenario: Interlocking headlight activation with ignition status and ambient light level in a 12 V automotive subsystem.

IC Role / Device Role / Timing Role: Gates headlight ON command (A ∨ B) with ignition-sense signal (C); tolerates 3.6 V transients on C input.

Use Value: Withstands load-dump spikes without external TVS; operates reliably at −40 °C to +125 °C; meets AEC-Q100 Class 0 thermal requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 3-input OR-AND logic applications.

Alternative Part Technical Difference Application Difference Selection Advice
74LVC1G97GW,125 Same SOT363-2 package; higher ICC (max 40 μA); no Schmitt triggers; VCC min = 1.65 V. Lacks noise immunity on slow inputs; unsuitable for direct sensor interfacing without RC filtering. Select only if cost is primary concern and input edges are clean; verify VIH/VIL margins at target VCC.
SN74LVC1G57DBVR Configurable MUX-based logic (Y = A·B·C + A·B̅·C̅ + Ā·B·C̅); same 1.65–5.5 V range; no IOFF. Requires external pull-ups for wired-OR; cannot safely isolate during VCC ramp; higher dynamic power. Choose only when logic flexibility outweighs power and safety requirements; add external diodes for backflow protection.

Compared with 74LVC1G97GW,125 and SN74LVC1G57DBVR, the 74AUP1G3208GF,132 uniquely combines sub-μA static power, Schmitt-trigger noise immunity, and IOFF-enabled safe power sequencing - making it the sole choice for ultra-low-power, mixed-voltage, and fault-tolerant logic gating.

Availability

74AUP1G3208GF,132 is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable MCU GPIO expansion, battery-powered IoT nodes, and automotive body control modules requiring stable component supply across extended temperature ranges.

Supply support for 74AUP1G3208GF,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions optimized for efficiency, reliability, and miniaturization in consumer, industrial, and automotive markets.

The 74AUP (Advanced Ultra Low Power) product line targets energy-constrained applications demanding nanowatt static power, wide-VCC operation, and robust signal integrity - especially in always-on sensing and portable electronics.

FAQ

Does 74AUP1G3208GF,132 support true 0.8 V logic operation?

Yes - it is fully specified down to 0.8 V VCC with guaranteed VIH = 0.70×VCC and VOL ≤0.11 V at 1.1 V. Propagation delay remains ≤11.1 ns at 0.8 V/5 pF, enabling interoperability with emerging sub-1 V digital cores and energy-harvesting systems.

Can Pin 6 (C) be used as an active-low enable?

No - Pin 6 is a standard CMOS input with positive-logic thresholds. To implement active-low enable, invert the signal externally or use Pin C as the inverted term in the Boolean expression: Y = (A + B) × C̅ requires external inversion prior to this gate.

What is the maximum capacitive load for guaranteed timing performance?

The datasheet guarantees tpd ≤3.6 ns at VCC = 3.0 V with CL = 5 pF. At CL = 30 pF, tpd increases to 6.7 ns max - still within specification. For designs requiring <4 ns delay, limit load to ≤15 pF; layout parasitics must be included in total CL.

Is solder reflow profile different for SOT1202 (XSON6) versus TSSOP6 packages?

Yes - SOT1202 (XSON6) has thinner mold compound and smaller thermal mass. Use IPC/JEDEC J-STD-020D peak temperature of 260 °C for ≤30 seconds; avoid exceeding 230 °C for >60 seconds to prevent die attach degradation or pad lifting.

74AUP1G3208GF,132 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74AUP
Package/Case:
6-XFDFN
Packaging:
Tape & Reel (TR)
Product Status:
Obsolete
Logic Type:
AND/OR Gate
Number of Circuits:
1
Number of Inputs:
3 Input (2, 1)
Schmitt Trigger Input:
No
Output Type:
Single-Ended
Current - Output High, Low:
4mA, 4mA
Voltage - Supply:
0.8V ~ 3.6V
Operating Temperature:
-40°C ~ 125°C
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
6-XSON, SOT891 (1x1)

74AUP1G3208GF,132 FAQ

1.How can I place an order for 74AUP1G3208GF,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1G3208GF,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1G3208GF,132 reliable?

The price and inventory of 74AUP1G3208GF,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G3208GF,132 is usually 5 days.

3.What payment methods are accepted for 74AUP1G3208GF,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G3208GF,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1G3208GF,132?

74AUP1G3208GF,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1G3208GF,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1G3208GF,132?

For technical support, including 74AUP1G3208GF,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G3208GF,132 requirements.

6.How does Aetrix verify that 74AUP1G3208GF,132 is sourced from the original manufacturer or authorized distributors?

All 74AUP1G3208GF,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G3208GF,132 meets industry standards.

7.What is the process for return or replacement of 74AUP1G3208GF,132?

All 74AUP1G3208GF,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G3208GF,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1G3208GF,132 part is unused and in its original packaging.

Return procedure for 74AUP1G3208GF,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74AUP1G3208GF,132 Tags

  • 74AUP1G3208GF,132
  • 74AUP1G3208GF,132 PDF
  • 74AUP1G3208GF,132 Datasheet
  • 74AUP1G3208GF,132 Specifications
  • 74AUP1G3208GF,132 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74AUP1G3208GF,132
  • Buy 74AUP1G3208GF,132
  • 74AUP1G3208GF,132 Price
  • 74AUP1G3208GF,132 Distributor
  • 74AUP1G3208GF,132 Supplier
  • 74AUP1G3208GF,132 Wholesale
Related Products
SN74LVC1G97DCKR
SN74LVC1G97DCKR

Texas Instruments

SN74LVC1G97DRLR
SN74LVC1G97DRLR

Texas Instruments

SN74LVC1G97DBVR
SN74LVC1G97DBVR

Texas Instruments

NC7SZ57P6X
NC7SZ57P6X

onsemi

SN74LVC1G97DCKT
SN74LVC1G97DCKT

Texas Instruments

MC100EP05DTR2G
MC100EP05DTR2G

onsemi

MC100EP08DTR2G
MC100EP08DTR2G

onsemi

NB7L86AMNHTBG
NB7L86AMNHTBG

onsemi

HMC722LP3E
HMC722LP3E

Analog Devices Inc.

74LVC1G97GW,125
74LVC1G97GW,125

Nexperia USA Inc.

74LVC1G57GW,125
74LVC1G57GW,125

Nexperia USA Inc.

74LVC1G97GV,125
74LVC1G97GV,125

Nexperia USA Inc.

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER