Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AUP1G34GW/C,125

Name: 74AUP1G34GW/C,125
Brand: Nexperia USA Inc.
SKU: 74AUP1G34GW/C,125
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP1G34GW/C,125

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: 74AUP1G34GW/C,125.pdf

Description:: 74AUP1G34GW - Buffer, AUP/ULP/V

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:177,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP1G34GW/C,125 from Nexperia is a single non-inverting buffer with 3.3 V supply operation, 1.8–3.6 V V_CC range, <1.4 ns propagation delay at 3.3 V, ±20 mA output drive, and AUP logic family ultra-low power consumption. It serves as a level-shifting signal repeater in portable I/O expansion circuits.

For engineers reviewing the 74AUP1G34GW/C,125 datasheet, 74AUP1G34GW/C,125 pinout, 74AUP1G34GW/C,125 application, or 74AUP1G34GW/C,125 equivalent, key selection criteria include V_CC compatibility with mixed-voltage interfaces, output drive strength for capacitive bus loading, and static current draw in battery-powered sleep modes.

Technical Context

This device implements standard CMOS AUP (Advanced Ultra-low Power) logic architecture with rail-to-rail input thresholds and push-pull output stage. It supports dynamic operation up to 400 MHz at 3.3 V and maintains defined logic states across its full V_CC range without internal pull resistors.

The input structure accepts 5.5 V tolerant signals independent of V_CC, enabling safe interfacing with higher-voltage controllers. Output voltage swing tracks V_CC within ±50 mV under load, ensuring predictable noise margins in multi-supply systems.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.8 V to 3.6 V - Enables direct use in 2.5 V and 3.3 V domains without level shifters
t_PD (max)	1.4 ns at V_CC = 3.3 V - Supports high-speed data path buffering up to 400 MHz clock rates
I_OH/I_OL	±20 mA - Drives 15 pF loads with <1 ns edge rate while maintaining VOH/VOL specs
I_CC (max)	0.9 µA at T_A = 25 °C - Allows integration into always-on sensor interface nodes with sub-µA quiescent budget
Input Voltage Tolerance	5.5 V - Permits connection to legacy 5 V microcontrollers without external clamping
ESD Rating	HBM ±4 kV - Meets IEC 61000-4-2 Level 2 for board-level ESD robustness

Pinout & Package

Supplied in SC-70 (SOT323) package: 2.0 mm × 1.25 mm footprint, 0.65 mm pitch, 1.1 mm max height, thermally enhanced plastic body with gull-wing leads.

Pin/Terminal	Circuit Role	Design Meaning
1	Input (A)	CMOS-compatible digital input accepting 5.5 V tolerant logic levels
2	GND	Reference ground for V_CC and signal return path
3	Output (Y)	Push-pull CMOS output sourcing/sinking up to ±20 mA
4	V_CC	Primary power supply input; regulates internal bias and output swing
5	N/C	No internal connection - left floating or grounded per layout best practice

Key Features

Feature	Design Value
Ultra-low static power	0.9 µA max I_CC enables >10-year battery life in IoT endpoint nodes
5.5 V tolerant inputs	Eliminates need for external voltage translators when interfacing with 5 V MCU GPIOs
High-speed propagation	1.4 ns t_PD ensures timing closure in 200+ MHz data strobe paths
SC-70 package	Reduces PCB area by 60% vs. SO-5 while maintaining thermal reliability up to 85 °C ambient

Applications

Portable Sensor Hub

Wearable Health Monitor

Use Scenario: Signal conditioning between low-power MEMS accelerometer and 3.3 V MCU with shared 2.8 V LDO rail.

IC Role / Device Role / Timing Role: Non-inverting buffer isolating sensor interrupt line while preserving edge integrity and minimizing standby current.

Use Value: Enables direct 5 V-tolerant interrupt assertion from legacy sensor ICs without added components or voltage translation loss.

Use Scenario: Driving OLED display reset pulse from an energy-harvesting PMU's 2.5 V GPIO.

IC Role / Device Role / Timing Role: Level-shifting buffer delivering clean 2.5 V–3.3 V compatible reset edge with <1.5 ns jitter.

Use Value: Guarantees display initialization timing margin under variable input voltage conditions from harvested energy sources.

Industrial Edge Node

Smart Home Gateway

Use Scenario: Isolating RS-485 transceiver control lines from 3.3 V host processor in DIN-rail mounted controller.

IC Role / Device Role / Timing Role: Direction-control signal repeater with ESD-hardened I/O protecting against field-induced transients.

Use Value: Prevents latch-up during hot-plug events while maintaining <2 ns propagation skew across dual control lines.

Use Scenario: Buffering Zigbee SoC GPIOs driving multiple LED status indicators and button debouncing circuits.

IC Role / Device Role / Timing Role: Low-quiescent-current driver enabling simultaneous LED activation without exceeding 5 µA system sleep budget.

Use Value: Reduces total system standby current by 3.2 µA per buffered LED channel versus standard logic buffers.

Equivalent & Alternatives

The following parts are listed as comparable options for similar non-inverting buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G34DBVR	Higher I_CC (10 µA max), wider V_CC (1.65–5.5 V), same SC-70 package	Supports 5 V logic domains but consumes >10× more quiescent current	Select when 5 V system integration outweighs battery-life impact
74LVC1G17GW,125	Schmitt-trigger input, identical V_CC and drive specs, same SC-70 package	Provides noise immunity on slow-rising or noisy control lines, not suitable for clean clock/data paths	Select only where input signal slew rate or EMI susceptibility requires hysteresis

Compared with SN74LVC1G34DBVR and 74LVC1G17GW,125, the 74AUP1G34GW/C,125 uniquely balances sub-µA quiescent operation with 400 MHz capability-making it optimal for battery-constrained, high-speed I/O extension where noise immunity is managed upstream.

Availability

74AUP1G34GW/C,125 is available at Aetrix Electronics and suitable for portable sensor hubs, wearable health monitors, and industrial edge nodes requiring stable component supply with guaranteed long-term manufacturability.

Supply support for 74AUP1G34GW/C,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance, reliable discrete and logic devices for automotive, industrial, and consumer markets.

The AUP logic family targets ultra-low-power, high-speed portable electronics, specifically engineered to reduce system-level energy consumption while maintaining timing integrity in mixed-voltage I/O architectures.

FAQ

Is 74AUP1G34GW/C,125 compatible with 2.5 V microcontroller I/O?

Yes. Its 1.8–3.6 V V_CC range fully covers 2.5 V operation, and its 5.5 V tolerant inputs accept standard 2.5 V logic-high signals without degradation. Output VOH remains ≥0.9 × V_CC under 20 mA load, ensuring reliable high-level recognition by downstream 2.5 V receivers.

Does this device require external pull-up or pull-down resistors?

No. The 74AUP1G34GW/C,125 has no internal pull resistors and does not require external ones for basic buffer operation. Input threshold is centered at 50% V_CC, and outputs are actively driven high/low. External resistors are only needed if specific idle-state biasing is required by the system design.

What is the maximum capacitive load this buffer can drive reliably?

It drives up to 15 pF with guaranteed 1.4 ns propagation delay and <1 ns rise/fall times at 3.3 V. For loads >15 pF, propagation delay increases linearly (~0.05 ns/pF), and edge rates degrade; derating is recommended above 30 pF unless timing slack permits.

Can 74AUP1G34GW/C,125 be used in place of 74AHC1G34 in existing designs?

Only with validation. While both are non-inverting buffers, the AUP version draws <1 µA I_CC versus ~2 µA for AHC, and has slower max speed (400 MHz vs. 110 MHz). Pinout and logic function match, but V_CC min is 1.8 V (AHC: 2.0 V), and output drive is lower (±20 mA vs. ±25 mA).

74AUP1G34GW/C,125 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AUP

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Push-Pull

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 5-TSSOP

74AUP1G34GW/C,125 FAQ

1.How can I place an order for 74AUP1G34GW/C,125 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1G34GW/C,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1G34GW/C,125 reliable?

The price and inventory of 74AUP1G34GW/C,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G34GW/C,125 is usually 5 days.

3.What payment methods are accepted for 74AUP1G34GW/C,125?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G34GW/C,125 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1G34GW/C,125?

74AUP1G34GW/C,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1G34GW/C,125 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1G34GW/C,125?

For technical support, including 74AUP1G34GW/C,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G34GW/C,125 requirements.

6.How does Aetrix verify that 74AUP1G34GW/C,125 is sourced from the original manufacturer or authorized distributors?

All 74AUP1G34GW/C,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G34GW/C,125 meets industry standards.

7.What is the process for return or replacement of 74AUP1G34GW/C,125?

All 74AUP1G34GW/C,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G34GW/C,125, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1G34GW/C,125 part is unused and in its original packaging.

Return procedure for 74AUP1G34GW/C,125:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…