Nexperia USA Inc. 74AUP1G74DC-Q100H
- Part No.:
- 74AUP1G74DC-Q100H
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Flip Flops
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
74AUP1G74DC-Q100H.pdf
- Description:
- IC FF D-TYPE SNGL 1BIT 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,206
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP1G74DC-Q100 from Nexperia is a single-channel, positive-edge-triggered D-type flip-flop with asynchronous set (SD) and reset (RD) inputs, complementary Q and Q̅ outputs, and Schmitt-trigger inputs. It operates across 0.8 V to 3.6 V supply voltage, delivers ≤1.4 μA max ICC at +125 °C, supports up to 510 MHz fmax at 3.3 V, and is qualified to AEC-Q100 Grade 1 for automotive body control modules and ADAS sensor interfaces.
For engineers reviewing the 74AUP1G74DC-Q100 datasheet, 74AUP1G74DC-Q100 pinout, 74AUP1G74DC-Q100 application, or 74AUP1G74DC-Q100 equivalent, key selection criteria include its ultra-low static power consumption, IOFF-enabled partial power-down capability, wide VCC range compatibility, and guaranteed timing performance over –40 °C to +125 °C.
Technical Context
This device implements a master-slave D flip-flop architecture with fully asynchronous active-low set and reset controls that override clocked data storage. Its Schmitt-trigger inputs tolerate slow-rising signals and improve noise immunity without external conditioning.
The IOFF circuit disables outputs when VCC = 0 V, blocking backflow current during partial power-down - critical for domain-isolated automotive subsystems. All DC and AC specifications are validated across three temperature grades: –40 °C to +125 °C (full automotive), –40 °C to +85 °C, and 25 °C typical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage (VCC) | 0.8 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Max ICC (Tamb = +125 °C) | 1.4 μA - ensures negligible quiescent current in always-on vehicle modules like door ECU wake-up circuits. |
| fmax (VCC = 3.3 V) | 510 MHz - supports high-speed sampling in camera serializer clock recovery and LIN bus timing generators. |
| tPD (CP to Q, CL = 5 pF, VCC = 3.3 V) | 3.7 ns - guarantees sub-4 ns propagation delay for real-time edge detection in motor position feedback paths. |
| IOFF Leakage (VCC = 0 V) | ±0.75 μA - prevents cross-talk and latch-up when adjacent rails power up/down asynchronously in multi-voltage ECUs. |
| ESD Rating (HBM) | 5000 V - meets automotive board-level robustness requirements per ISO 10605 without added protection components. |
| Operating Temperature | –40 °C to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood and infotainment applications. |
Pinout & Package
VSSOP8 package (SOT765-1), 2.3 mm body width, 0.5 mm pitch, 8-pin surface-mount plastic shrink small outline package optimized for high-density automotive PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - CP | Clock input | Positive-edge-triggered master latch control; Schmitt-triggered for jitter tolerance on noisy harness-sourced clocks. |
| 2 - D | Data input | Stores logic state on CP rising edge; setup/hold times as low as 0.1 ns at 3.3 V enable tight timing closure. |
| 3 - Q | True output | Active-HIGH registered output; drives downstream logic or analog comparators with rail-to-rail swing. |
| 4 - GND | Ground reference | Primary return path for all internal currents; must be low-inductance connection to avoid ground bounce. |
| 5 - Q̅ | Complement output | Inverted copy of Q; eliminates need for external inverters in differential signaling or toggle configurations. |
| 6 - RD | Asynchronous reset | Active-LOW; forces Q = LOW / Q̅ = HIGH independent of CP - used for system initialization or fault recovery. |
| 7 - SD | Asynchronous set | Active-LOW; forces Q = HIGH / Q̅ = LOW regardless of clock - enables fast state preloading in safety-critical sequences. |
| 8 - VCC | Supply voltage | Core power rail; IOFF circuitry activates automatically when VCC drops below ~0.2 V to isolate outputs. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for continuous operation from –40 °C to +125 °C in engine control, transmission, and ADAS modules. |
| IOFF partial power-down mode | Outputs enter high-impedance state when VCC = 0 V, preventing backfeed into powered domains during sleep/wake transitions. |
| Schmitt-trigger inputs | Input hysteresis >150 mV at 3.3 V suppresses noise-induced glitches on long PCB traces or connector-linked signals. |
| Overvoltage-tolerant inputs | Accepts up to 3.6 V input signals even when VCC = 0.8 V - simplifies mixed-voltage signal routing in gateway ECUs. |
| Ultra-low dynamic power | CPD = 3.9 pF at 3.3 V minimizes switching power in high-frequency clock distribution networks. |
Applications
| Automotive Body Control Unit (BCU) | ADAS Camera Sensor Interface |
|---|---|
|
Use Scenario: Latching door lock actuator status and window position feedback in real time under battery brownout conditions. IC Role / Device Role / Timing Role: D flip-flop stores mechanical switch states synchronized to microcontroller clock; SD/RD enable fail-safe reset on CAN fault frames. Use Value: IOFF prevents back-current from 12 V actuator circuits into 3.3 V MCU domain during ignition cycling. |
Use Scenario: Capturing pixel clock edges from image sensors before serialization for lane departure warning systems. IC Role / Device Role / Timing Role: Positive-edge-triggered register aligns asynchronous sensor strobes to SoC domain clock; Q/Q̅ drive differential LVDS transmitters. Use Value: 3.7 ns tPD at 3.3 V ensures sub-pixel timing accuracy required for 120 fps camera streams. |
| Infotainment System Power Sequencing | Electric Power Steering (EPS) Feedback Conditioning |
|
Use Scenario: Generating controlled power-up sequence for display backlight, audio codec, and touch controller ICs. IC Role / Device Role / Timing Role: Flip-flop stages cascade to create precise enable delays; Schmitt inputs reject noise from shared 5 V rail. Use Value: 0.8 V–3.6 V VCC range allows direct use of same part across 1.8 V display logic and 3.3 V audio domain supplies. |
Use Scenario: Debouncing torque sensor interrupts and synchronizing resolver-to-digital converter outputs in EPS motor control loops. IC Role / Device Role / Timing Role: Asynchronous RD clears latched fault flags on motor stall; CP edge samples filtered analog comparator outputs. Use Value: 5000 V HBM rating eliminates need for external TVS diodes on safety-critical torque signal lines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G74DCKR | Non-automotive grade; rated –40 °C to +125 °C but not AEC-Q100 qualified; higher ICC (10 μA typ) at 3.3 V. | Lacks IOFF and fails AEC-Q100 stress tests; suitable only for non-safety-critical consumer-grade infotainment peripherals. | Select only if cost sensitivity outweighs automotive qualification and ultra-low-power requirements. |
| 74LVC1G74GW,125 | Same package (SC-70), but no IOFF; max fmax = 400 MHz at 3.3 V; lacks overvoltage-tolerant inputs. | Cannot interface safely with 3.6 V signals when VCC = 1.8 V; unsuitable for mixed-voltage gateways or radar front-ends. | Prefer only for legacy designs where IOFF and overvoltage tolerance are not required. |
Compared with SN74LVC1G74DCKR and 74LVC1G74GW,125, the 74AUP1G74DC-Q100 uniquely combines AEC-Q100 Grade 1 qualification, IOFF, overvoltage-tolerant inputs, and <1.5 μA ICC - making it the sole choice for safety-compliant, multi-rail automotive timing nodes.
Availability
74AUP1G74DC-Q100 is available at Aetrix Electronics and suitable for automotive body control units, ADAS camera interfaces, and electric power steering systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AUP1G74DC-Q100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, discrete, and MOSFET solutions with focus on efficiency, reliability, and automotive-grade quality.
The 74AUP logic family targets ultra-low-power, high-noise-immunity digital interfacing in automotive and industrial applications - designed specifically for energy-constrained, thermally demanding environments where signal integrity and qualification compliance are mandatory.
FAQ
What is the minimum supply voltage for guaranteed operation?
The 74AUP1G74DC-Q100 is fully specified down to 0.8 V VCC, with functional timing and logic thresholds maintained across the full –40 °C to +125 °C range. At 0.8 V, fmax is 50 MHz and tPD is 53 ns (CL = 5 pF), enabling use in ultra-low-voltage subsystems such as battery-backed memory retention circuits.
Does this device support hot insertion or live swapping?
Yes - the IOFF circuit actively disables outputs when VCC drops below ~0.2 V, preventing back-current flow during hot-swap events. This feature is validated per JESD78 Class II latch-up testing (>100 mA), making it safe for modular ECU architectures with field-replaceable modules.
How does the Schmitt-trigger input improve system robustness?
Schmitt-trigger inputs provide ≥150 mV hysteresis at 3.3 V, rejecting noise spikes and slow-rising signals common on long harness runs or unshielded PCB traces. This eliminates metastability and false triggering without external RC filtering - critical for reliable switch debouncing and sensor signal conditioning.
Can SD and RD be used simultaneously without conflict?
No - per the function table, asserting both SD and RD LOW results in an invalid output state (Q = Q̅ = HIGH), which violates complementary output behavior. The device requires strict mutual exclusion: only one of SD or RD may be asserted at a time, or neither, to ensure deterministic Q/Q̅ behavior.
74AUP1G74DC-Q100H Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Set(Preset) and Reset
- Type:
- D-Type
- Output Type:
- Complementary
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Clock Frequency:
- 315 MHz
- Max Propagation Delay @ V, Max CL:
- 5.8ns @ 3.3V, 30pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Current - Quiescent (Iq):
- 500 nA
- Input Capacitance:
- 0.6 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
74AUP1G74DC-Q100H FAQ
1.How can I place an order for 74AUP1G74DC-Q100H through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP1G74DC-Q100H on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP1G74DC-Q100H reliable?
The price and inventory of 74AUP1G74DC-Q100H are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1G74DC-Q100H is usually 5 days.
3.What payment methods are accepted for 74AUP1G74DC-Q100H?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1G74DC-Q100H transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP1G74DC-Q100H?
74AUP1G74DC-Q100H orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP1G74DC-Q100H order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP1G74DC-Q100H?
For technical support, including 74AUP1G74DC-Q100H datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1G74DC-Q100H requirements.
6.How does Aetrix verify that 74AUP1G74DC-Q100H is sourced from the original manufacturer or authorized distributors?
All 74AUP1G74DC-Q100H products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1G74DC-Q100H meets industry standards.
7.What is the process for return or replacement of 74AUP1G74DC-Q100H?
All 74AUP1G74DC-Q100H units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1G74DC-Q100H, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP1G74DC-Q100H part is unused and in its original packaging.
Return procedure for 74AUP1G74DC-Q100H:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP1G74DC-Q100H Tags
-
SN74HC74DR
Texas Instruments

-
SN74HC74PWR
Texas Instruments

-
74LVC1G74GT,115
Nexperia USA Inc.

-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments

-
SN74HCT273PWR
Texas Instruments

-
SN74LVC1G74DCUR
Texas Instruments

-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.

-
SN74HC273DWR
Texas Instruments

-
SN74HCT574DWR
Texas Instruments

-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
