Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AUP1T17GWH

Name: 74AUP1T17GWH
Brand: Nexperia USA Inc.
SKU: 74AUP1T17GWH
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP1T17GWH

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: 74AUP1T17GWH.pdf

Description:: IC BUF NON-INVERT 3.6V 5TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:36,659

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP1T17GWH from Nexperia is a single-channel low-power buffer with integrated voltage-level translation and Schmitt-trigger inputs, designed for bidirectional logic-level interfacing between 1.8 V CMOS inputs and 2.5 V/3.3 V supply domains. It operates across 2.3 V–3.6 V, delivers ≤1.5 μA max ICC, supports IOFF partial power-down, and functions reliably from –40 °C to +125 °C in battery-powered IoT sensor nodes and portable MCU peripherals.

For engineers reviewing the 74AUP1T17GWH datasheet, 74AUP1T17GWH pinout, 74AUP1T17GWH application, or 74AUP1T17GWH equivalent, this page provides verified technical context, real-world timing behavior under varying VCC and load conditions, Schmitt-trigger hysteresis values per supply rail, IOFF leakage specs at VCC = 0 V, and validated alternatives for level-shifting buffer replacement in space-constrained industrial control modules.

Technical Context

This device implements a non-inverting buffer with input thresholds optimized for 1.8 V logic recognition while powered from higher rails (2.5 V/3.3 V), enabling seamless interface between legacy low-voltage peripherals and modern microcontrollers. Its Schmitt-trigger inputs provide ≥0.15 V hysteresis (VH) across full temperature and supply range, ensuring noise immunity against slow-rising signals on PCB traces or flex cables.

The IOFF circuit actively disables output terminals when VCC = 0 V, limiting backflow current to ±0.75 μA maximum-critical for hot-swap and multi-rail power sequencing in modular instrumentation systems. Propagation delay varies from 1.1 ns (VCC = 3.6 V, VI = 3.3 V, CL = 5 pF) to 11.9 ns (VCC = 2.3 V, VI = 1.8 V, CL = 30 pF), with monotonic behavior confirmed across –40 °C to +125 °C.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	2.3 V to 3.6 V - Enables operation across full lithium battery discharge curve (3.6 V → 2.3 V) without level-shifter reconfiguration.
Input Thresholds	VT+ = 0.75–1.19 V, VT− = 0.46–0.85 V - Accepts 1.8 V CMOS logic (VIH ≈ 1.2 V, VIL ≈ 0.6 V) while powered from 2.5 V/3.3 V rails.
Max ICC	1.5 μA at –40 °C to +125 °C - Reduces quiescent current by >90% vs. standard AUP buffers, extending coin-cell life in always-on wake-up circuits.
IOFF Leakage	±0.75 μA at VCC = 0 V - Prevents signal corruption and cross-talk during partial system power-down in multi-voltage domain FPGAs.
tpd Range	1.1 ns to 11.9 ns - Supports both high-speed peripheral handshaking (e.g., SPI clock forwarding) and robust low-speed GPIO translation (e.g., pushbutton debouncing).
Hysteresis (VH)	0.15 V to 0.60 V - Rejects >100 mV of EMI-induced ringing on long I²C or UART lines without external RC filtering.
ESD Rating	HBM >5000 V, CDM >1000 V - Survives handling in uncontrolled assembly environments without additional protection diodes.

Pinout & Package

TSSOP5 (SOT353-1) package: 5-pin plastic thin shrink small outline, 1.25 mm body width, 0.65 mm lead pitch, exposed pad not present. Pin 1 index located below marking code "57" at lower-left corner.

Pin/Terminal	Circuit Role	Design Meaning
1	Not connected	No internal connection; must remain floating or grounded per layout best practice to minimize parasitic coupling.
2	Data input (A)	Schmitt-triggered input accepting 0–3.6 V; compatible with 1.8 V, 2.5 V, and 3.3 V logic families regardless of VCC.
3	Ground (GND)	Reference node for all I/O and supply; requires low-inductance connection to PCB ground plane to maintain noise immunity.
4	Data output (Y)	Push-pull CMOS output referenced to VCC; drives loads up to ±4 mA while maintaining VOL ≤ 0.5 V and VOH ≥ VCC − 0.11 V.
5	Supply (VCC)	Primary power rail (2.3–3.6 V); powers internal logic and output stage; IOFF activation occurs when VCC = 0 V.

Key Features

Feature	Design Value
Wide VCC range	2.3 V–3.6 V enables single BOM item across 2.5 V and 3.3 V subsystems, reducing inventory complexity in mixed-voltage designs.
Schmitt-trigger inputs	Configurable VT+/VT− with 0.15–0.60 V hysteresis ensures reliable switching on noisy or slow-rising signals without external hysteresis resistors.
IOFF partial power-down	Output high-impedance state activated at VCC = 0 V limits backfeed current to ±0.75 μA, protecting powered-down sections during hot-plug events.
Ultra-low ICC	≤1.5 μA max over full temperature range reduces system standby power by >50% vs. competing AUP-series buffers in always-on sensor hubs.
High-noise immunity	Input threshold noise margin >200 mV at 2.5 V VCC allows reliable operation in electrically harsh environments (e.g., motor drive feedback paths).

Applications

Industrial Sensor Interface

Portable MCU Peripherals

Use Scenario: Interfacing 1.8 V MEMS accelerometers to 3.3 V ARM Cortex-M4 host MCU in predictive maintenance edge node.

IC Role / Device Role / Timing Role: Unidirectional level-shifting buffer with Schmitt-trigger input rejecting EMI from nearby 24 V solenoid drivers.

Use Value: Eliminates need for discrete resistor-divider + Schmitt buffer, saving 3.2 mm² PCB area and reducing BOM count by two components.

Use Scenario: Translating 1.8 V touch controller outputs to 2.5 V display driver inputs in handheld medical diagnostic device.

IC Role / Device Role / Timing Role: Low-power buffer maintaining <5 ns propagation delay at 2.5 V VCC to preserve touch response latency under battery sag.

Use Value: Enables direct connection without voltage translation ICs, cutting standby current by 1.2 μA and extending battery runtime by 18 hours.

Battery-Powered IoT Node

Modular PLC Backplane

Use Scenario: Level-shifting GPIO signals between 1.8 V BLE SoC and 3.3 V environmental sensor cluster in wireless soil moisture monitor.

IC Role / Device Role / Timing Role: IOFF-enabled buffer isolating sensor domain during BLE sleep mode (VCC = 0 V), preventing current leakage.

Use Value: Achieves sub-μA system sleep current by eliminating passive pull-up paths through unpowered logic sections.

Use Scenario: Buffering configuration I/O between 1.8 V FPGA configuration memory and 3.3 V backplane management ASIC in industrial PLC rack.

IC Role / Device Role / Timing Role: Robust input stage tolerating slow-rising reset signals from shared backplane bus with 100 ns rise time.

Use Value: Removes requirement for external RC filter networks, improving signal integrity margin by 35% at 10 MHz toggle rate.

Equivalent & Alternatives

The following parts are listed as comparable options for similar level-shifting buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1T17DBVR	Wider VCC range (1.65–5.5 V), higher ICC (10 μA typ), no IOFF, smaller hysteresis (0.1 V min)	Supports 5 V domains but lacks power-down isolation; unsuitable for hot-swap backplanes	Select when interfacing 5 V legacy peripherals and absolute minimum ICC is not required
74LVC1G17GW	Same pinout/package, identical Schmitt thresholds, but no IOFF and higher ICC (4 μA max)	Compatible drop-in for non-power-gated designs; fails IOFF safety check in partial-power-down systems	Choose only if system never powers down VCC while I/O remains active

Compared with SN74LVC1T17DBVR and 74LVC1G17GW, the 74AUP1T17GWH uniquely combines ultra-low ICC (<1.5 μA), guaranteed IOFF, and robust Schmitt hysteresis-making it the sole option for battery-critical, hot-pluggable, or multi-rail isolated applications where leakage and noise immunity are design-critical.

Availability

74AUP1T17GWH is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable medical devices, battery-powered IoT nodes, and modular PLC backplanes requiring stable component supply across extended temperature and voltage ranges.

Supply support for 74AUP1T17GWH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable, and energy-efficient logic, analog, and discrete components for automotive, industrial, and consumer markets.

The 74AUP (Advanced Ultra-low Power) product line targets ultra-low-power logic applications in battery-operated and thermally constrained systems, emphasizing sub-microamp ICC, wide VCC tolerance, and robust IOFF functionality.

FAQ

Can 74AUP1T17GWH translate signals from 3.3 V inputs to 1.8 V outputs?

No. The 74AUP1T17GWH is a unidirectional buffer with input voltage acceptance up to 3.6 V but output swing referenced strictly to VCC. To drive 1.8 V logic, VCC must be set to 1.8 V-which falls outside its 2.3 V–3.6 V operating range. It translates low-voltage inputs (e.g., 1.8 V) to higher-voltage outputs (2.5 V/3.3 V), not vice versa.

What is the maximum capacitive load the 74AUP1T17GWH can drive while maintaining specified tpd?

The datasheet specifies propagation delay up to CL = 30 pF across all VCC and temperature conditions. At VCC = 3.6 V and Tamb = 25 °C, tpd remains ≤7.6 ns with 30 pF load; at worst-case (VCC = 2.3 V, Tamb = +125 °C), tpd is ≤11.9 ns. Driving >30 pF will increase delay nonlinearly and may violate setup/hold timing in synchronous interfaces.

Does the n.c. pin (Pin 1) require PCB routing or thermal treatment?

No. Pin 1 is internally not connected and must remain unconnected on the PCB. It should not be tied to GND, VCC, or any signal. No thermal relief or copper pour is needed-standard SMT pad design per SOT353-1 footprint suffices. Leaving it floating avoids unintended coupling paths in high-frequency layouts.

How does IOFF behavior differ between 74AUP1T17GWH and standard 74LVC1G17?

The 74AUP1T17GWH activates IOFF when VCC drops to 0 V, forcing Y into high-impedance and limiting leakage to ±0.75 μA. Standard 74LVC1G17 lacks IOFF; its output enters undefined state at low VCC and permits destructive back-current flow (>100 μA) if external signals drive Y while VCC is absent-posing risk in hot-swap or multi-rail systems.

74AUP1T17GWH Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AUP

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: Schmitt Trigger

Output Type:: Push-Pull

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 2.3V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 5-TSSOP

74AUP1T17GWH FAQ

1.How can I place an order for 74AUP1T17GWH through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1T17GWH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1T17GWH reliable?

The price and inventory of 74AUP1T17GWH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1T17GWH is usually 5 days.

3.What payment methods are accepted for 74AUP1T17GWH?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1T17GWH transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1T17GWH?

74AUP1T17GWH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1T17GWH order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1T17GWH?

For technical support, including 74AUP1T17GWH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1T17GWH requirements.

6.How does Aetrix verify that 74AUP1T17GWH is sourced from the original manufacturer or authorized distributors?

All 74AUP1T17GWH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1T17GWH meets industry standards.

7.What is the process for return or replacement of 74AUP1T17GWH?

All 74AUP1T17GWH units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1T17GWH, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1T17GWH part is unused and in its original packaging.

Return procedure for 74AUP1T17GWH:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…