Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74AUP1T97GM,132

Part No.:
74AUP1T97GM,132
Manufacturer:
Nexperia USA Inc.
Category:
Translators, Level Shifters
Package:
Datasheet:
Aetrix74AUP1T97GM,132.pdf
Description:
NEXPERIA 74AUP1T97GM - LOGIC CIR
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:100,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74AUP1T97GM,132 from NXP Semiconductors is a single-supply, dual-input configurable logic gate with Schmitt-trigger inputs, operating from 0.8 V to 3.6 V, delivering 3.5 ns propagation delay at 3.3 V and supporting 10 µA static current. It enables level-shifting and signal conditioning in ultra-low-power sensor interface circuits.

For engineers reviewing the 74AUP1T97GM,132 datasheet, 74AUP1T97GM,132 pinout, 74AUP1T97GM,132 application, or 74AUP1T97GM,132 equivalent, key selection criteria include input hysteresis width (±100 mV), rail-to-rail output swing, IOFF isolation during power-down, and guaranteed operation down to 0.8 V supply.

Technical Context

This device implements a single 2-input configurable logic gate using advanced AUP (Advanced Ultra-low Power) CMOS technology. Its dual-input structure supports AND, OR, NAND, NOR, XOR, and XNOR functions via external wiring of A/B inputs and Y output - no internal configuration register or programming interface is present.

The Schmitt-trigger inputs provide noise immunity with typical hysteresis of 200 mV at VCC = 3.3 V, and the output stage delivers full rail-to-rail swing with ±4 mA drive capability at VCC = 3.0 V. IOFF protection ensures signal isolation when VCC = 0 V.

Key Specifications

ParameterValue and Actual Design Meaning
Supply Voltage Range0.8 V to 3.6 V - enables direct interfacing between 1.2 V, 1.8 V, 2.5 V, and 3.3 V domains without external level shifters
Propagation Delay3.5 ns at VCC = 3.3 V - supports timing-critical signal routing in sub-10 ns logic paths
Input Hysteresis±100 mV typical - rejects up to 200 mV of input noise on slow or noisy signals (e.g., mechanical switch bounce)
IOFF Current< 0.5 µA at VCC = 0 V - prevents back-driving of powered sections during partial power-down
Output Drive±4 mA at VCC = 3.0 V - sufficient to drive 15 pF load with <10 ns rise/fall times
Quiescent Current10 µA max at VCC = 3.3 V - suitable for battery-powered IoT endpoints with multi-year standby life

Pinout & Package

74AUP1T97GM,132 is housed in a 6-pin XSON6 (1.45 × 1.0 mm, 0.5 mm pitch) package with wettable flanks for automated optical inspection.

Pin/TerminalCircuit RoleDesign Meaning
AInput APrimary logic input; Schmitt-triggered, compatible with slow or noisy waveforms
BInput BSecondary logic input; identical electrical behavior to Pin A
YOutputCMOS push-pull output; rail-to-rail swing, actively driven high/low
VCCSupplySingle positive supply input; powers internal logic and output stage
GNDGroundReference return path for all I/O and internal circuitry
n.c.No ConnectInternally unconnected pin; must be left floating or tied to GND per layout guidelines

Key Features

FeatureDesign Value
Configurable Logic FunctionSingle gate supports AND/OR/NAND/NOR/XOR/XNOR via external wiring - no firmware or configuration overhead
Schmitt-Trigger Inputs200 mV typical hysteresis - eliminates need for external RC filters on debounced switch or analog comparator outputs
Rail-to-Rail OutputFull VCC–GND swing with <10 ns edge rates - ensures reliable interfacing with downstream CMOS inputs
IOFF ProtectionSub-µA leakage when VCC = 0 V - maintains isolation in hot-swap or multi-rail power sequencing systems

Applications

Industrial Sensor InterfaceIoT Edge Node Control

Use Scenario: Interfacing mechanical limit switches and analog sensor comparators with microcontroller GPIOs in factory automation panels.

IC Role / Device Role / Timing Role: Signal conditioner and noise filter; converts slow, noisy switch transitions into clean, fast CMOS-compatible edges.

Use Value: Eliminates external RC debounce networks and reduces PCB area by >30% versus discrete resistor-capacitor solutions.

Use Scenario: Enabling wake-up logic for battery-powered environmental sensors that monitor temperature/humidity only on motion detection.

IC Role / Device Role / Timing Role: Configured as OR gate to combine PIR sensor output and timer interrupt, driving MCU reset or wake pin.

Use Value: Draws only 10 µA quiescent current while maintaining full logic functionality - extends coin-cell battery life beyond 5 years.

Low-Voltage Wearable Power SequencingUSB-C Accessory Detection

Use Scenario: Coordinating power-up sequence of BLE SoC, display driver, and PMIC in compact wearable devices.

IC Role / Device Role / Timing Role: Level-shifting logic element translating 1.2 V enable signals to 3.3 V domain for display power control.

Use Value: Operates reliably at 0.8 V supply - supports early-stage power ramp-up before main regulator stabilizes.

Use Scenario: Detecting USB-C cable orientation and accessory presence in portable audio dongles and docking adapters.

IC Role / Device Role / Timing Role: NAND gate configured to invert CC line status, enabling host-side identification of plug insertion event.

Use Value: Schmitt-trigger inputs tolerate slow CC line ramp-up (≥100 µs), ensuring glitch-free detection without software polling.

Equivalent & Alternatives

The following parts are listed as comparable options for similar configurable logic gate applications.

Alternative PartTechnical DifferenceApplication DifferenceSelection Advice
SN74LVC1G97DBVRWider VCC range (1.65–5.5 V); no Schmitt-trigger inputs; higher IQ (10 µA vs. 10 µA typical but not guaranteed)Requires external filtering for noisy inputs; unsuitable for sub-1.65 V operationSelect when system uses 5 V logic or needs higher drive strength (±32 mA)
74LVC1G57GV,125Same AUP family; identical Schmitt inputs and 0.8–3.6 V range; slightly slower tPD (4.1 ns)Functionally identical but lacks n.c. pin - different package (SOT353) limits layout flexibilityPrefer for cost-sensitive designs where XSON6 footprint is not required

Compared with SN74LVC1G97DBVR and 74LVC1G57GV,125, the 74AUP1T97GM,132 uniquely combines sub-1 V operation, guaranteed Schmitt inputs, and XSON6 packaging - making it optimal for space-constrained, ultra-low-power edge nodes requiring robust noise immunity.

Availability

74AUP1T97GM,132 is available at Aetrix Electronics and suitable for industrial sensor interfaces, IoT edge node control, and low-voltage wearable power sequencing requiring stable component supply and long-term lifecycle support.

Supply support for 74AUP1T97GM,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT markets.

The 74AUP logic family targets ultra-low-power, small-footprint digital interface and signal conditioning in battery-operated and energy-harvesting systems - emphasizing rail-to-rail operation, sub-1 V compatibility, and robust noise immunity.

FAQ

What logic functions can be implemented with the 74AUP1T97GM,132?

The 74AUP1T97GM,132 is a single 2-input configurable gate: by externally wiring inputs A and B and output Y, it implements AND, OR, NAND, NOR, XOR, or XNOR. No internal configuration is needed - function is determined solely by external connections and does not require programming or control pins.

Does the 74AUP1T97GM,132 support partial power-down operation?

Yes. The device features IOFF circuitry that disables input/output paths when VCC = 0 V, limiting leakage to <0.5 µA. This prevents back-current flow and signal corruption in multi-rail systems where one supply may be inactive while others remain powered.

Can the 74AUP1T97GM,132 be used for level translation between 1.2 V and 3.3 V domains?

Yes. With guaranteed operation from 0.8 V to 3.6 V and rail-to-rail CMOS output, it accepts 1.2 V inputs and drives 3.3 V logic levels directly. Input thresholds scale with VCC, and Schmitt-trigger hysteresis remains effective across the full supply range.

Is the n.c. pin on the XSON6 package required to be grounded?

No. Pin 6 is internally unconnected. NXP's datasheet specifies it may be left floating or tied to GND for mechanical stability - neither choice affects electrical performance. Layout guidelines recommend connecting it to GND to improve solder joint reliability during reflow.

74AUP1T97GM,132 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
*
Package/Case:
Packaging:
Bulk
Product Status:
Active
Translator Type:
-
Channel Type:
-
Number of Circuits:
-
Channels per Circuit:
-
Voltage - VCCA:
-
Voltage - VCCB:
-
Input Signal:
-
Output Signal:
-
Output Type:
-
Data Rate:
-
Operating Temperature:
-
Grade:
-
Qualification:
-
Features:
-
Mounting Type:
-
Supplier Device Package:
-

74AUP1T97GM,132 FAQ

1.How can I place an order for 74AUP1T97GM,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP1T97GM,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP1T97GM,132 reliable?

The price and inventory of 74AUP1T97GM,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP1T97GM,132 is usually 5 days.

3.What payment methods are accepted for 74AUP1T97GM,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP1T97GM,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP1T97GM,132?

74AUP1T97GM,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP1T97GM,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP1T97GM,132?

For technical support, including 74AUP1T97GM,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP1T97GM,132 requirements.

6.How does Aetrix verify that 74AUP1T97GM,132 is sourced from the original manufacturer or authorized distributors?

All 74AUP1T97GM,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP1T97GM,132 meets industry standards.

7.What is the process for return or replacement of 74AUP1T97GM,132?

All 74AUP1T97GM,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP1T97GM,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP1T97GM,132 part is unused and in its original packaging.

Return procedure for 74AUP1T97GM,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74AUP1T97GM,132 Tags

  • 74AUP1T97GM,132
  • 74AUP1T97GM,132 PDF
  • 74AUP1T97GM,132 Datasheet
  • 74AUP1T97GM,132 Specifications
  • 74AUP1T97GM,132 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74AUP1T97GM,132
  • Buy 74AUP1T97GM,132
  • 74AUP1T97GM,132 Price
  • 74AUP1T97GM,132 Distributor
  • 74AUP1T97GM,132 Supplier
  • 74AUP1T97GM,132 Wholesale
Related Products
74LVC1T45GW,125
74LVC1T45GW,125

Nexperia USA Inc.

74LVCH2T45DC,125
74LVCH2T45DC,125

Nexperia USA Inc.

SN74LVC1T45DBVR
SN74LVC1T45DBVR

Texas Instruments

SN74LVC1T45DRLR
SN74LVC1T45DRLR

Texas Instruments

SN74LVC1T45DPKR
SN74LVC1T45DPKR

Texas Instruments

SN74LVC2T45DCTR
SN74LVC2T45DCTR

Texas Instruments

74LVC2T45GT,115
74LVC2T45GT,115

Nexperia USA Inc.

SN74LVC1T45YZPR
SN74LVC1T45YZPR

Texas Instruments

LSF0102DCUR
LSF0102DCUR

Texas Instruments

SN74LVC1T45DCKR
SN74LVC1T45DCKR

Texas Instruments

TXS0102DCTR
TXS0102DCTR

Texas Instruments

FXLP34P5X
FXLP34P5X

onsemi

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER