Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

NXP Semiconductors 74AUP2G00GF,115

Name: 74AUP2G00GF,115
Brand: NXP Semiconductors
SKU: 74AUP2G00GF,115
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP2G00GF,115

Manufacturer:: NXP Semiconductors

Category:: Gates and Inverters

Package:: -

Datasheet:: 74AUP2G00GF,115.pdf

Description:: IC GATE NAND

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:85,300

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP2G00GF,115 from Nexperia is a low-power dual 2-input NAND gate IC with Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply range, delivering ultra-low static current (≤0.9 μA max), IOFF-enabled partial power-down capability, and guaranteed operation from −40 °C to +125 °C - deployed in battery-powered sensor interfaces and level-shifting logic stages.

For engineers reviewing the 74AUP2G00GF,115 datasheet, 74AUP2G00GF,115 pinout, 74AUP2G00GF,115 application, or 74AUP2G00GF,115 equivalent, key selection criteria include input hysteresis margin, sub-1-μA ICC at 3.3 V, IOFF leakage <±0.75 μA during power-down, and propagation delay ≤4.7 ns at 3.6 V/CL=5 pF.

Technical Context

This device implements two independent NAND gates with Schmitt-trigger inputs, enabling robust noise immunity and tolerance to slow-rising/falling signals across its full 0.8–3.6 V VCC range. Each gate features symmetric input thresholds (VIH/VIL ratios defined per VCC band) and rail-to-rail output swing capability.

The IOFF circuit actively disables outputs when VCC = 0 V, blocking backflow current up to ±0.75 μA while allowing I/O pins to tolerate voltages up to 3.6 V regardless of supply state - critical for hot-swap and multi-rail system interconnects.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply voltage (VCC)	0.8 V to 3.6 V - supports direct interfacing with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters.
Max ICC (static)	0.9 μA at VCC = 0.8–3.6 V - enables multi-year battery life in always-on IoT endpoint nodes.
IOFF leakage	±0.75 μA at VCC = 0 V - prevents destructive back-current during partial system power-down.
tpd (max)	4.7 ns at VCC = 3.0–3.6 V, CL = 5 pF - sufficient timing margin for 100+ MHz clock distribution in low-power control paths.
Input hysteresis	Defined by VIH/VIL thresholds per JEDEC standards JESD8-12 through JESD8-B - ensures clean switching with >100 mV noise margin at 1.8 V.
ESD rating	HBM >5000 V, CDM >1000 V - meets industrial-grade robustness requirements without external protection.
Operating temperature	−40 °C to +125 °C - qualified for under-hood automotive, industrial PLC, and outdoor edge computing environments.

Pinout & Package

XSON8 plastic extremely thin small outline package; no leads; 8 terminals; body 1.0 × 1.45 × 0.35 mm (SOT1089). Pin 1 index located on lower-left corner below marking code.

Pin/Terminal	Circuit Role	Design Meaning
1A, 2A	Data input A (Gate 1 & Gate 2)	Accepts 0–3.6 V logic levels; Schmitt-triggered for noise rejection and monotonic transition.
1B, 2B	Data input B (Gate 1 & Gate 2)	Same electrical behavior as 1A/2A; independent hysteresis per input pair.
1Y, 2Y	Data output Y (Gate 1 & Gate 2)	CMOS-compatible push-pull outputs; drive ±4 mA at 3.0 V with VOL ≤0.45 V, VOH ≥2.30 V.
GND	Ground reference (Pin 4)	0 V return path for all internal logic and I/O; must be low-impedance for stable noise immunity.
VCC	Supply voltage (Pin 8)	Primary power rail; IOFF activation occurs only when VCC = 0 V; supports decoupling down to 100 nF.

Key Features

Feature	Design Value
Wide VCC range	0.8 V to 3.6 V - eliminates need for separate voltage translators in mixed-supply systems.
Schmitt-trigger inputs	Hysteresis ≥100 mV at 1.8 V - rejects EMI-induced glitches on long PCB traces or flex cables.
IOFF partial power-down	Backflow current blocked at VCC = 0 V - enables safe insertion/removal in live backplanes and modular subsystems.
Low dynamic power	CPD = 3.9 pF at VCC = 3.6 V - limits switching power to <5 μW per gate at 1 MHz, ideal for duty-cycled sensors.
High ESD robustness	HBM >5000 V, CDM >1000 V - reduces field failure risk in manual assembly and unshielded industrial enclosures.

Applications

Industrial Sensor Interface

Portable Medical Device Logic

Use Scenario: Signal conditioning for analog sensor outputs feeding microcontroller ADCs in factory-floor vibration monitors.

IC Role / Device Role / Timing Role: Dual NAND used as debouncing filter and active-low enable gate for analog front-end power control.

Use Value: Schmitt-trigger inputs reject 50/60 Hz pickup and cable noise; IOFF prevents current leakage when MCU enters deep sleep.

Use Scenario: Power sequencing and status flag inversion in wearable ECG patch with coin-cell battery.

IC Role / Device Role / Timing Role: One gate implements reset synchronization; second gate drives LED indicator with rail-to-rail output swing.

Use Value: 0.9 μA max ICC extends battery life beyond 2 years; 1.0 × 1.45 mm XSON8 footprint saves space on compact flex PCB.

Automotive Body Control Module

IoT Edge Node Level Shifter

Use Scenario: Interfacing 5 V legacy switch inputs to 3.3 V CAN controller in door module ECUs.

IC Role / Device Role / Timing Role: NAND configured as inverter + level translator; inputs tolerate 3.6 V while powered from 3.3 V rail.

Use Value: Input overvoltage tolerance eliminates external clamping diodes; −40 °C to +125 °C rating matches under-dash thermal profile.

Use Scenario: Bidirectional signal translation between 1.8 V FPGA I/O banks and 3.3 V peripheral SPI flash memory.

IC Role / Device Role / Timing Role: Two independent NANDs implement simple level-shifted AND logic for chip-select arbitration.

Use Value: Propagation delay ≤4.7 ns preserves SPI timing margins at 25 MHz; low CPD minimizes jitter on high-speed data lines.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 2-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G00DPWR	Wider VCC range (1.65–5.5 V); higher ICC (max 10 μA); no IOFF; no Schmitt inputs.	Requires external pull-ups for open-drain compatibility; unsuitable for partial power-down systems.	Select when interfacing with 5 V peripherals and IOFF is not required.
74LVC2G00GM,132	Same XSON8 package (SOT902-2); identical IOFF and Schmitt features; slightly higher tpd (5.2 ns max at 3.3 V).	Valid drop-in replacement where extended thermal derating (up to +150 °C) is needed.	Prefer for aerospace or extended-temperature industrial deployments requiring higher Tstg margin.

Compared with SN74LVC2G00DPWR, 74AUP2G00GF,115 delivers 11× lower static current and built-in noise immunity; versus 74LVC2G00GM,132, it offers faster propagation and tighter thermal qualification (−40 °C to +125 °C vs. −40 °C to +150 °C), making it optimal for cost-sensitive, battery-constrained designs.

Availability

74AUP2G00GF,115 is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable medical devices, automotive body control modules, and IoT edge node level-shifting applications requiring stable component supply across extended temperature ranges and ultra-low power budgets.

Supply support for 74AUP2G00GF,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions - serving automotive, industrial, and consumer markets with ISO/TS 16949-certified manufacturing.

The 74AUP (Advanced Ultra-low Power) logic family targets energy-constrained applications demanding sub-μA quiescent current, wide VCC scalability, and robust IO behavior - designed specifically for battery-powered and thermally restricted embedded systems.

FAQ

Does 74AUP2G00GF,115 support true bidirectional level shifting?

No - it is a unidirectional logic gate with inputs tolerant up to 3.6 V and outputs referenced to VCC. For true bidirectional level translation, dedicated bus switches like NX3V2G66 are required. This device can translate 5 V signals down to 3.3 V logic only when used with external pull-up resistors on inputs, but lacks automatic direction control.

What is the minimum recommended decoupling capacitance for stable operation?

A 100 nF X7R ceramic capacitor placed within 2 mm of the VCC and GND pins is specified in Nexperia's layout guidelines. For systems with fast-switching loads or noisy power rails, adding a parallel 10 nF capacitor improves high-frequency noise suppression without compromising stability.

Can the IOFF feature be used with VCC partially ramped (e.g., 0.2 V)?

IOFF activates fully only when VCC = 0 V. At VCC = 0.2 V, ΔIOFF leakage may reach ±0.75 μA - still low, but not guaranteed zero backflow. For reliable isolation, ensure VCC is fully discharged before applying signals to I/O pins during hot-swap events.

Is the Schmitt-trigger hysteresis adjustable via external components?

No - hysteresis is fixed by internal resistor ratios and process design; typical hysteresis is ~150 mV at 1.8 V and scales proportionally with VCC. External RC networks cannot modify threshold behavior, as inputs are fully integrated with on-die hysteresis circuitry.

74AUP2G00GF,115 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: *

Package/Case:: -

Packaging:: Bulk

Product Status:: Active

Logic Type:: -

Number of Circuits:: -

Number of Inputs:: -

Features:: -

Voltage - Supply:: -

Current - Quiescent (Max):: -

Current - Output High, Low:: -

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: -

Operating Temperature:: -

Grade:: -

Qualification:: -

Mounting Type:: -

Supplier Device Package:: -

74AUP2G00GF,115 FAQ

1.How can I place an order for 74AUP2G00GF,115 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G00GF,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G00GF,115 reliable?

The price and inventory of 74AUP2G00GF,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G00GF,115 is usually 5 days.

3.What payment methods are accepted for 74AUP2G00GF,115?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G00GF,115 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G00GF,115?

74AUP2G00GF,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G00GF,115 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G00GF,115?

For technical support, including 74AUP2G00GF,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G00GF,115 requirements.

6.How does Aetrix verify that 74AUP2G00GF,115 is sourced from the original manufacturer or authorized distributors?

All 74AUP2G00GF,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G00GF,115 meets industry standards.

7.What is the process for return or replacement of 74AUP2G00GF,115?

All 74AUP2G00GF,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G00GF,115, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G00GF,115 part is unused and in its original packaging.

Return procedure for 74AUP2G00GF,115:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…