Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

NXP Semiconductors 74AUP2G02GF,115

Part No.:
74AUP2G02GF,115
Manufacturer:
NXP Semiconductors
Category:
Gates and Inverters
Package:
8-XFDFN
Datasheet:
Aetrix74AUP2G02GF,115.pdf
Description:
IC GATE NOR 2CH 2-INP 8-XSON
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:100,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74AUP2G02GF,115 from Nexperia is a low-power dual 2-input NOR gate logic IC with Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply, delivering ICC ≤ 1.4 μA max at −40 °C to +125 °C, tpd ≤ 4.4 ns at VCC = 3.3 V/CL = 5 pF, and IOFF-enabled partial power-down protection. It serves as a noise-immune signal combiner in battery-powered sensor interfaces and level-translating control paths.

For engineers reviewing the 74AUP2G02GF,115 datasheet, 74AUP2G02GF,115 pinout, 74AUP2G02GF,115 application, or 74AUP2G02GF,115 equivalent, this device supports ultra-low-voltage logic interfacing, I/O isolation during system sleep states, and robust operation under slow-rising input edges - critical for energy-constrained embedded controllers and mixed-voltage FPGA I/O banks.

Technical Context

This dual NOR gate implements two independent 2-input NOR functions with Schmitt-trigger input thresholds (VIH ≥ 0.70VCC, VIL ≤ 0.30VCC at VCC = 0.8 V), enabling tolerance to slow input transitions and high noise immunity. Each gate drives CMOS-compatible outputs with VOH ≥ 2.30 V and VOL ≤ 0.50 V at VCC = 3.0 V/IO = ±4 mA.

The IOFF circuit actively disables outputs when VCC = 0 V, limiting backflow current to ±0.75 μA, and the device complies with JEDEC standards JESD8-12 through JESD8-B across its full voltage range - confirming interoperability in multi-rail 1.2 V, 1.8 V, 2.5 V, and 3.3 V systems.

Key Specifications

ParameterValue and Actual Design Meaning
Supply Voltage0.8 V to 3.6 V - enables direct interface with sub-1 V microcontrollers and legacy 3.3 V peripherals without level shifters.
Max ICC1.4 μA at −40 °C to +125 °C - ensures <1.5 μW static power at 1.8 V, critical for always-on sensor nodes.
Propagation Delay4.4 ns max at VCC = 3.0 V, CL = 5 pF - supports >100 MHz toggle rates in timing-critical control paths.
IOFF Leakage±0.75 μA at VCC = 0 V - prevents cross-current damage when one supply rail is powered down in partial-power systems.
Input ThresholdsVIL ≤ 0.25VCC, VIH ≥ 0.75VCC at −40 °C to +125 °C - provides ≥50% hysteresis margin for noisy industrial bus lines.
ESD RatingHBM >5000 V, CDM >1000 V - eliminates need for external ESD protection in handheld and IoT edge devices.

Pinout & Package

XSON8 package (SOT1089): plastic extremely thin small outline, no leads, 8-terminal, body size 1.0 × 1.45 × 0.35 mm, wettable flank compatible.

Pin/TerminalCircuit RoleDesign Meaning
1A, 2ANOR Gate Input AFirst input of Gate 1 and Gate 2; accepts 0–3.6 V regardless of VCC, enabling level translation.
1B, 2BNOR Gate Input BSecond input of Gate 1 and Gate 2; Schmitt-triggered for noise rejection on slow-switching signals.
1Y, 2YNOR Gate OutputActive-low open-drain–compatible output; drives loads up to ±4 mA with rail-to-rail swing.
VCCPower SupplySingle supply pin supporting 0.8–3.6 V; powers both gates and IOFF control circuitry.
GNDGround ReferenceCommon return path for all inputs, outputs, and internal logic; decoupling required within 3 mm.

Key Features

FeatureDesign Value
Ultra-low static powerICC ≤ 1.4 μA max over full temperature range - extends battery life in coin-cell–powered wearables.
IOFF partial power-downOutput disable at VCC = 0 V with ±0.75 μA leakage - prevents backfeeding in hot-pluggable modules.
Schmitt-trigger inputsHysteresis ≥ 0.45VCC at VCC = 1.2 V - rejects EMI on long PCB traces in automotive body-control units.
Multi-voltage JEDEC complianceJESD8-12 (0.8–1.3 V) through JESD8-B (2.7–3.6 V) - guarantees interoperability across heterogeneous SoC voltage domains.

Applications

Industrial Sensor InterfaceLow-Power Wearable Control

Use Scenario: Combining fault signals from multiple MEMS accelerometers and temperature sensors before feeding into an ultra-low-power MCU interrupt line.

IC Role / Device Role / Timing Role: Dual NOR gate performing wired-OR logic aggregation with Schmitt-trigger noise filtering on each input path.

Use Value: Eliminates need for discrete RC filters and reduces active component count by 3× versus op-amp comparators, cutting BOM cost and board area.

Use Scenario: Enabling/disabling BLE radio and display backlight based on button press and motion-detection wake events in a fitness tracker.

IC Role / Device Role / Timing Role: Level-shifting and debounced logic combiner between 1.2 V motion-sensor outputs and 3.0 V radio enable inputs.

Use Value: Achieves <2 μA total quiescent current in sleep mode via IOFF, extending 200 mAh coin-cell runtime to >12 months.

FPGA I/O Bank IsolationAutomotive Body-Control Subsystem

Use Scenario: Isolating configuration signals between FPGA banks operating at 1.2 V and 2.5 V to prevent contention during power sequencing.

IC Role / Device Role / Timing Role: Voltage-tolerant NOR gate acting as bidirectional isolation buffer with controlled propagation delay (<5 ns).

Use Value: Removes risk of latch-up during staggered power-up, eliminating need for costly discrete MOSFET switches and associated gate drivers.

Use Scenario: Interlocking door-lock actuator enable and child-lock status signals in a 12 V vehicle platform using 3.3 V domain logic.

IC Role / Device Role / Timing Role: Noise-hardened logic gate validating dual safety conditions before asserting lock/unlock command to motor driver.

Use Value: Withstands >1 kV ESD transients per IEC 61000-4-2 without external protection, reducing layout complexity and test failure rate.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual NOR gate applications.

Alternative PartTechnical DifferenceApplication DifferenceSelection Advice
SN74LVC2G02DPWRHigher ICC (max 10 μA), no IOFF, VCC min = 1.65 VNot suitable for sub-1.2 V systems or partial-power-down designsSelect only if operating exclusively above 1.65 V and IOFF is unnecessary.
74LVC2G02GM,132Same XSON8 footprint but lacks Schmitt-trigger inputs and JEDEC-12 complianceLower noise immunity; cannot replace 74AUP2G02GF,115 in noisy environmentsAcceptable only in clean, high-speed digital-only layouts with fast-rising inputs.

Compared with SN74LVC2G02DPWR and 74LVC2G02GM,132, the 74AUP2G02GF,115 uniquely delivers sub-1 V operation, guaranteed IOFF behavior, and Schmitt-trigger hysteresis - making it the sole choice for battery-operated, mixed-voltage, or EMI-prone applications requiring deterministic noise rejection and zero-power-state safety.

Availability

74AUP2G02GF,115 is available at Aetrix Electronics and suitable for industrial sensor interfaces, low-power wearable control, FPGA I/O bank isolation, and automotive body-control subsystems requiring stable component supply across extended temperature ranges.

Supply support for 74AUP2G02GF,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74AUP (Advanced Ultra-low Power) product line targets energy-constrained applications demanding sub-1 V operation, ultra-low ICC, and robust IOFF functionality - specifically engineered for always-on IoT endpoints and multi-rail portable electronics.

FAQ

What is the maximum allowable input voltage when VCC = 0 V?

The 74AUP2G02GF,115 permits input voltages up to 3.6 V regardless of VCC state, verified per Table 5 (VI input voltage limit: −0.5 V to +4.6 V). This enables safe level translation and hot-insertion in systems where input signals may be present before power-up.

Does this device support true bidirectional signal routing?

No - the 74AUP2G02GF,115 is a unidirectional logic gate with defined inputs (1A/1B/2A/2B) and outputs (1Y/2Y). It lacks bus-hold, direction control, or transmission-gate architecture; bidirectional use requires external circuitry or a dedicated transceiver IC.

Can the Schmitt-trigger inputs be disabled?

No - Schmitt-trigger action is inherent to the input structure and cannot be disabled. The hysteresis is fixed and specified across all VCC and temperature conditions (e.g., VIH − VIL ≥ 0.45VCC at VCC = 1.2 V), providing consistent noise margin without configuration overhead.

Is the XSON8 (SOT1089) package RoHS and REACH compliant?

Yes - Nexperia confirms the SOT1089 package used for 74AUP2G02GF,115 meets RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006, with lead-free terminations and halogen-free molding compound, documented in Nexperia's official material declarations.

74AUP2G02GF,115 Specifications

Product attributes
Attribute value
Manufacturer:
NXP Semiconductors
Series:
74AUP
Package/Case:
8-XFDFN
Packaging:
Bulk
Product Status:
Active
Logic Type:
NOR Gate
Number of Circuits:
2
Number of Inputs:
2
Features:
-
Voltage - Supply:
0.8V ~ 3.6V
Current - Quiescent (Max):
500 nA
Current - Output High, Low:
4mA, 4mA
Input Logic Level - Low:
0.7V ~ 0.9V
Input Logic Level - High:
1.6V ~ 2V
Max Propagation Delay @ V, Max CL:
6.4ns @ 3.3V, 30pF
Operating Temperature:
-40°C ~ 125°C
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
8-XSON (1.35x1)

74AUP2G02GF,115 FAQ

1.How can I place an order for 74AUP2G02GF,115 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G02GF,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G02GF,115 reliable?

The price and inventory of 74AUP2G02GF,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G02GF,115 is usually 5 days.

3.What payment methods are accepted for 74AUP2G02GF,115?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G02GF,115 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G02GF,115?

74AUP2G02GF,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G02GF,115 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G02GF,115?

For technical support, including 74AUP2G02GF,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G02GF,115 requirements.

6.How does Aetrix verify that 74AUP2G02GF,115 is sourced from the original manufacturer or authorized distributors?

All 74AUP2G02GF,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G02GF,115 meets industry standards.

7.What is the process for return or replacement of 74AUP2G02GF,115?

All 74AUP2G02GF,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G02GF,115, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G02GF,115 part is unused and in its original packaging.

Return procedure for 74AUP2G02GF,115:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74AUP2G02GF,115 Tags

  • 74AUP2G02GF,115
  • 74AUP2G02GF,115 PDF
  • 74AUP2G02GF,115 Datasheet
  • 74AUP2G02GF,115 Specifications
  • 74AUP2G02GF,115 Images
  • NXP Semiconductors
  • NXP Semiconductors 74AUP2G02GF,115
  • Buy 74AUP2G02GF,115
  • 74AUP2G02GF,115 Price
  • 74AUP2G02GF,115 Distributor
  • 74AUP2G02GF,115 Supplier
  • 74AUP2G02GF,115 Wholesale
Related Products
SN74LVC1G14DBVR
SN74LVC1G14DBVR

Texas Instruments

SN74LVC1G14DCKR
SN74LVC1G14DCKR

Texas Instruments

SN74AHC1G14DBVR
SN74AHC1G14DBVR

Texas Instruments

SN74LVC1G08DBVR
SN74LVC1G08DBVR

Texas Instruments

SN74LVC1G08DCKR
SN74LVC1G08DCKR

Texas Instruments

SN74LVC1G32DCKR
SN74LVC1G32DCKR

Texas Instruments

SN74LVC1G04DBVR
SN74LVC1G04DBVR

Texas Instruments

74LVC1G08GW,125
74LVC1G08GW,125

Nexperia USA Inc.

SN74LVC1G04DCKR
SN74LVC1G04DCKR

Texas Instruments

SN74AHC1G08DBVR
SN74AHC1G08DBVR

Texas Instruments

SN74LVC1G32DBVR
SN74LVC1G32DBVR

Texas Instruments

SN74AHCT1G08DBVR
SN74AHCT1G08DBVR

Texas Instruments

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER