My Inquiry
My Account
NXP Semiconductors 74AUP2G04GF,132
- Part No.:
- 74AUP2G04GF,132
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- -
- Datasheet:
-
74AUP2G04GF,132.pdf
- Description:
- IC INVERTER
- Quantity:
- Payment:
- Shipping:
Inventory:90,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP2G04GF,132 from Nexperia is a dual CMOS inverter with Schmitt-trigger inputs, designed for low-voltage logic level translation and noise-immune signal conditioning in battery-powered and space-constrained systems. It operates across 0.8 V to 3.6 V supply, delivers ≤0.9 μA max ICC at 25 °C, supports partial power-down via IOFF, and is rated for −40 °C to +125 °C ambient operation.
For engineers reviewing the 74AUP2G04GF,132 datasheet, 74AUP2G04GF,132 pinout, 74AUP2G04GF,132 application, or 74AUP2G04GF,132 equivalent, this device serves as a high-noise-immunity dual inverter for ultra-low-power I/O buffering, reset signal shaping, and clockless interface conditioning where static current, voltage flexibility, and IOFF-enabled system-level power gating are critical.
Technical Context
The 74AUP2G04GF,132 implements two independent inverting gates with hysteresis (Schmitt-trigger) on both inputs, enabling robust operation with slow-rising or noisy signals without external RC filtering. Its IOFF circuit actively disables outputs when VCC = 0 V, blocking backflow current up to ±0.75 μA at 125 °C.
It complies with JEDEC standards JESD8-12 through JESD8-B across five VCC ranges and meets HBM ESD >5000 V and CDM >1000 V. Propagation delay ranges from 1.1 ns (VCC = 3.6 V, CL = 5 pF) to 33.6 ns (VCC = 0.8 V, CL = 30 pF), scaling predictably with load and supply.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - enables direct interfacing with 0.9 V, 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Max ICC (25 °C) | 0.9 μA - ensures negligible quiescent drain in always-on sensor nodes or real-time clock backup paths. |
| IOFF Leakage (125 °C) | ±0.75 μA - prevents cross-talk and unintended biasing during multi-rail partial power-down sequences. |
| Propagation Delay | 1.1 ns @ VCC = 3.6 V, CL = 5 pF - supports clean inversion of fast control signals in low-latency feedback loops. |
| Input Hysteresis | Typ. 0.3 × VCC - rejects noise spikes up to 300 mV on 1 V rails, eliminating false triggering in industrial sensor interfaces. |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive modules, industrial PLC I/O, and extended-range IoT edge nodes. |
| ESD Robustness | HBM >5000 V, CDM >1000 V - reduces field failure risk in manual assembly and unshielded end-equipment environments. |
Pinout & Package
XSON6 plastic extremely thin small outline package (no leads); 6 terminals; body dimensions 1.0 mm × 1.45 mm × 0.5 mm (SOT886).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A | Input A of first inverter | Accepts 0–3.6 V input regardless of VCC; Schmitt-trigger threshold adapts to supply voltage. |
| 2A | Input A of second inverter | Independent input with identical hysteresis and voltage tolerance as Pin 1A. |
| GND | Ground reference | Common return path for both inverters; must be low-impedance to maintain noise immunity. |
| VCC | Positive supply rail | Single supply powers both gates; IOFF activates automatically when VCC = 0 V. |
| 1Y | Output Y of first inverter | Inverts 1A with rail-to-rail swing; drives capacitive loads up to 30 pF within spec. |
| 2Y | Output Y of second inverter | Electrically isolated output; shares no internal coupling with 1Y or other pins. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (0.8–3.6 V) | Eliminates need for separate voltage translators in mixed-supply systems like wearables with 1.2 V MCU and 3.3 V sensors. |
| Schmitt-trigger inputs | Provides ≥150 mV hysteresis at 1.8 V, enabling reliable debouncing of mechanical switches without external components. |
| IOFF partial power-down | Prevents back-current flow into powered-down subsystems-critical for hot-swap I/O expansion in modular industrial controllers. |
| Low dynamic power (CPD = 4.0 pF) | Reduces switching energy by >60% vs. standard AUP series at 3.3 V, extending battery life in duty-cycled telemetry nodes. |
| Thermal-enhanced XSON6 (SOT886) | 0.5 mm height and 1.45 mm length enable placement beneath connectors or in 0.8 mm PCB stackups for compact gate array designs. |
Applications
| Industrial Sensor Interface | Wearable Power Sequencing |
|---|---|
|
Use Scenario: Converting slow-rising analog comparator outputs into clean digital interrupts for microcontrollers in factory-floor temperature monitors. IC Role / Device Role / Timing Role: Dual inverter acts as noise-immune signal conditioner and level translator between 1.8 V analog front-end and 3.3 V host MCU. Use Value: Schmitt-trigger inputs reject EMI-induced glitches on long sensor traces; IOFF isolates MCU domain during sleep mode. |
Use Scenario: Generating synchronized enable pulses for LDOs powering RF, BLE, and display subsystems in smartwatches. IC Role / Device Role / Timing Role: Inverter pair shapes reset timing and controls sequencing order via cascaded delays and inverted enables. Use Value: Ultra-low ICC (<0.9 μA) avoids parasitic drain on coin-cell batteries; 0.8 V operation supports brown-out detection logic. |
| Automotive Body Control Module | IoT Edge Node Wake-Up Logic |
|
Use Scenario: Debouncing door latch switch signals before feeding to CAN transceiver interrupt inputs in vehicle access systems. IC Role / Device Role / Timing Role: First inverter conditions switch bounce; second provides inverted copy for redundant status monitoring. Use Value: −40 °C to +125 °C rating ensures reliability in engine bay proximity; HBM >5000 V withstands assembly ESD events. |
Use Scenario: Detecting motion-triggered wake-up events from PIR sensors and generating clean wake pulses for ultra-low-power MCUs. IC Role / Device Role / Timing Role: Inverter converts open-drain PIR output to active-high logic; second inverter adds configurable delay via RC network. Use Value: Input voltage tolerance up to 3.6 V allows direct connection to 3.3 V PIR outputs without clamping diodes or resistors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G04DBVR | Higher ICC (max 10 μA), no IOFF, wider propagation delay range (2.5–12 ns), same SOT23-6 package. | Lacks partial power-down capability; unsuitable for systems requiring VCC-gated isolation between subsystems. | Select when cost sensitivity outweighs ultra-low leakage and IOFF is not required in the BOM. |
| 74LVC2G04GW,125 | Same SOT363-2 (TSSOP6) footprint but higher ICC (max 10 μA), no Schmitt-trigger inputs, −40 °C to +125 °C rating. | Lower noise immunity requires external RC filtering for slow edges; larger 2.2 mm × 1.35 mm package limits board density. | Choose only if legacy TSSOP6 layout reuse is mandatory and Schmitt-trigger behavior is handled externally. |
Compared with SN74LVC2G04DBVR and 74LVC2G04GW,125, the 74AUP2G04GF,132 uniquely combines sub-μA static current, IOFF, Schmitt-trigger inputs, and XSON6 footprint-making it the sole option for space-constrained, multi-rail, always-on edge devices demanding zero standby leakage and noise-hardened signal integrity.
Availability
74AUP2G04GF,132 is available at Aetrix Electronics and suitable for industrial sensor interfaces, wearable power sequencing, automotive body control modules, and IoT edge node wake-up logic requiring stable component supply across extended temperature and ultra-low-power operating conditions.
Supply support for 74AUP2G04GF,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance, reliable, and efficient logic, analog, and discrete components for automotive, industrial, mobile, and computing markets.
The 74AUP2G04GF,132 belongs to Nexperia's Advanced Ultra-low-power (AUP) logic family, engineered specifically for battery-operated and thermally constrained applications where nanowatt static consumption, wide VCC scalability, and robust signal integrity are non-negotiable.
FAQ
Does 74AUP2G04GF,132 support true bidirectional signal translation?
No. The 74AUP2G04GF,132 is a unidirectional inverter only-it accepts inputs on Pins 1A and 2A and drives outputs on Pins 1Y and 2Y. It lacks bus-hold, direction control, or auto-sensing circuitry required for bidirectional translation. For bidirectional level shifting, dedicated translators like NXSA5007 must be used.
Can 74AUP2G04GF,132 drive a 50 pF load reliably?
No. The datasheet specifies dynamic performance only up to 30 pF load capacitance. At 50 pF, propagation delay increases beyond guaranteed limits (e.g., >50 ns at VCC = 1.8 V), and output rise/fall times degrade, risking setup/hold violations in synchronous systems. Use a buffer with higher drive strength or reduce trace/load capacitance.
What is the minimum recommended decoupling capacitor for 74AUP2G04GF,132?
A 100 nF X7R ceramic capacitor placed within 2 mm of the VCC and GND pins is the minimum recommended decoupling. This value suppresses high-frequency noise generated during switching and maintains stable VCC during transient current demands, especially critical at VCC ≤1.2 V where internal impedance rises.
Is 74AUP2G04GF,132 qualified for automotive AEC-Q100?
No. While rated for −40 °C to +125 °C operation, the 74AUP2G04GF,132 is not AEC-Q100 qualified. Nexperia offers automotive-qualified equivalents such as 74AUP2G04GW-Q100 (SOT363-2) for applications requiring formal automotive qualification and PPAP documentation.
74AUP2G04GF,132 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- -
- Number of Circuits:
- -
- Number of Inputs:
- -
- Features:
- -
- Voltage - Supply:
- -
- Current - Quiescent (Max):
- -
- Current - Output High, Low:
- -
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
74AUP2G04GF,132 FAQ
1.How can I place an order for 74AUP2G04GF,132 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP2G04GF,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP2G04GF,132 reliable?
The price and inventory of 74AUP2G04GF,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G04GF,132 is usually 5 days.
3.What payment methods are accepted for 74AUP2G04GF,132?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G04GF,132 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP2G04GF,132?
74AUP2G04GF,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP2G04GF,132 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP2G04GF,132?
For technical support, including 74AUP2G04GF,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G04GF,132 requirements.
6.How does Aetrix verify that 74AUP2G04GF,132 is sourced from the original manufacturer or authorized distributors?
All 74AUP2G04GF,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G04GF,132 meets industry standards.
7.What is the process for return or replacement of 74AUP2G04GF,132?
All 74AUP2G04GF,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G04GF,132, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP2G04GF,132 part is unused and in its original packaging.
Return procedure for 74AUP2G04GF,132:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP2G04GF,132 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
