Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

Nexperia USA Inc. 74AUP2G0604GSH

Name: 74AUP2G0604GSH
Brand: Nexperia USA Inc.
SKU: 74AUP2G0604GSH
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP2G0604GSH

Manufacturer:: Nexperia USA Inc.

Category:: Gates and Inverters

Package:: 6-XFDFN

Datasheet:: 74AUP2G0604GSH.pdf

Description:: IC INVERTER 2CH 2-INP 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,953

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP2G0604 from Nexperia is a dual-function low-power logic IC integrating one inverting buffer with open-drain output (1Y) and one standard inverter (2Y), operating across 0.8 V to 3.6 V supply. It features Schmitt-trigger inputs for noise immunity, IOFF partial power-down protection, and dual outputs optimized for level-shifting and wired-AND bus interfacing in portable and battery-powered systems.

For engineers reviewing the 74AUP2G0604 datasheet, 74AUP2G0604 pinout, 74AUP2G0604 application, or 74AUP2G0604 equivalent, key selection criteria include its dual-output topology (open-drain + push-pull), sub-1 μA ICC max at 25 °C, IOFF-enabled power sequencing, −40 °C to +125 °C operation, and compatibility with JEDEC voltage standards from 0.8 V to 3.6 V.

Technical Context

This device implements two independent logic functions in a single 6-pin package: Input 1A drives open-drain output 1Y (with no internal pull-up), while input 2A drives standard CMOS inverter output 2Y. Both inputs incorporate Schmitt-trigger thresholds-VIH/VIL vary with VCC per JEDEC JESD8-x standards-to tolerate slow-rising signals and suppress noise.

The IOFF circuit actively disables both outputs when VCC = 0 V, limiting backflow current to ±0.75 μA across −40 °C to +125 °C. Propagation delay ranges from 0.8 ns (VCC = 3.6 V, CL = 5 pF) to 21.1 ns (VCC = 0.8 V, CL = 30 pF), with CPD of 1.2 pF (2Y) and 4.0 pF (1Y) at 3.6 V defining dynamic power consumption.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	0.8 V to 3.6 V - Enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V domains without level shifters.
Max ICC (Static)	1.4 μA at −40 °C to +125 °C - Ensures ultra-low quiescent power in always-on sensor nodes and wearables.
IOFF Leakage	±0.75 μA at VCC = 0 V - Prevents backfeed current during hot-swap or partial power-down sequences.
Propagation Delay	0.8 ns to 21.1 ns - Scales predictably with VCC and load capacitance (CL = 5–30 pF), supporting timing-critical control paths.
Input Thresholds	Schmitt-trigger VIH/VIL - Provides hysteresis (e.g., 0.75×VCC/0.25×VCC at 0.8 V) for robust noise rejection on noisy PCB traces.
Output Types	1Y: Open-drain (sink only, 20 mA max); 2Y: Push-pull (±20 mA) - Enables mixed-mode signaling: bus arbitration (1Y) and local logic inversion (2Y).
ESD Rating	HBM >5000 V, CDM >1000 V - Meets industrial IEC 61000-4-2 system-level ESD robustness requirements.

Pinout & Package

Available in four 6-terminal packages: TSSOP6 (SOT363-2, 1.25 mm body width), XSON6 variants SOT886 (1.0 × 1.45 × 0.5 mm), SOT1115 (0.9 × 1.0 × 0.35 mm), and SOT1202 (1.0 × 1.0 × 0.35 mm). All share identical pin mapping and thermal derating profiles.

Pin/Terminal	Circuit Role	Design Meaning
1	1Y	Open-drain output - Requires external pull-up; used for wired-AND, I²C-like buses, or interrupt aggregation.
2	GND	Ground reference - Shared return path for all internal logic and I/O; must be low-impedance for noise immunity.
3	2A	Inverter input - Accepts 0–3.6 V signals; Schmitt-trigger action rejects <10 % VCC noise on slow edges.
4	2Y	Inverter output - Full CMOS push-pull drive (±20 mA); directly interfaces with downstream logic or LEDs.
5	VCC	Supply voltage - Powers both logic sections; IOFF activates when VCC = 0 V to isolate outputs.
6	1A	Buffer input - Inverts and drives open-drain 1Y; identical Schmitt-trigger input behavior as 2A.

Key Features

Feature	Design Value
Dual-output logic integration	Combines open-drain buffer and inverter in one die - Reduces board area vs. discrete solutions and eliminates inter-device skew.
IOFF partial power-down	Disables outputs at VCC = 0 V with <±0.75 μA leakage - Enables safe hot-plug operation in modular systems and multi-rail power architectures.
Wide-VCC Schmitt-trigger inputs	VIH/VIL scale with VCC per JEDEC JESD8-x standards - Guarantees clean switching across 0.8–3.6 V without external hysteresis components.
Ultra-low static power	ICC ≤ 1.4 μA over full temperature range - Extends battery life in IoT endpoints and energy-harvesting sensors.
Industrial temperature grade	Specified from −40 °C to +125 °C - Supports under-hood automotive modules, industrial PLC I/O, and outdoor telecom equipment.

Applications

Industrial Sensor Interface

I²C Bus Level-Shifting

Use Scenario: Connecting 1.8 V MEMS sensors to a 3.3 V microcontroller ADC interface with shared ground.

IC Role / Device Role / Timing Role: 1A→1Y acts as open-drain level shifter for sensor interrupt line; 2A→2Y inverts enable signal for sensor power control.

Use Value: Eliminates need for discrete MOSFET level shifters; Schmitt inputs reject EMI from motor drives near sensor lines.

Use Scenario: Interfacing 1.2 V FPGA I/O banks with 3.3 V EEPROM on same I²C bus.

IC Role / Device Role / Timing Role: 1Y provides bidirectional open-drain pull-down for SDA/SCL; 2Y generates inverted reset pulse for EEPROM initialization.

Use Value: Single-package solution meets I²C specification rise-time limits across voltage domains; IOFF prevents backfeed during FPGA configuration.

Battery-Powered Wearable

Programmable Logic Control Module

Use Scenario: Low-power heart-rate monitor using optical sensor and BLE SoC, requiring wake-on-interrupt and LED driver control.

IC Role / Device Role / Timing Role: 1Y drives interrupt line to BLE SoC (pulled up to 3.0 V); 2Y toggles green LED via current-limiting resistor.

Use Value: Sub-μA ICC extends runtime; Schmitt-trigger inputs ignore capacitive coupling noise from RF section; IOFF isolates LED driver during sleep.

Use Scenario: Industrial PLC module with isolated digital inputs needing status indication and fault signaling.

IC Role / Device Role / Timing Role: 2Y drives optocoupler LED for input status; 1Y sinks fault alarm signal to shared 24 V DC bus via external pull-up.

Use Value: Dual outputs reduce component count; 125 °C rating ensures reliability in enclosed control cabinets; ESD rating protects against field wiring transients.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-output logic buffer/inverter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Nexperia 74AUP2G1704	Two Schmitt-trigger buffers (both outputs push-pull); no open-drain output	Cannot perform wired-AND or I²C bus interfacing; better for noise-immune signal conditioning only	Select when dual push-pull drive is required and open-drain functionality is unnecessary.
Texas Instruments SN74LVC2G06	Single open-drain inverter (no second inverter); identical VCC range and IOFF	Lacks integrated inverter output (2Y), requiring external gate for complementary logic functions	Select when only open-drain inversion is needed and board space allows separate inverter placement.

Compared with 74AUP2G0604, the 74AUP2G1704 offers superior noise immunity on both outputs but lacks bus arbitration capability, while the SN74LVC2G06 reduces functionality to a single channel-making the 74AUP2G0604 uniquely suited for space-constrained designs requiring mixed-output logic integration.

Availability

74AUP2G0604 is available at Aetrix Electronics and suitable for industrial sensor interfaces, I²C bus level-shifting, battery-powered wearables, and programmable logic control modules requiring stable component supply across extended temperature ranges.

Supply support for 74AUP2G0604 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions with leadership in efficiency, reliability, and miniaturization for consumer, industrial, and automotive markets.

The 74AUP (Advanced Ultra-low Power) product line targets battery-operated and energy-sensitive applications, emphasizing sub-μA static current, wide-VCC operation, and robust IOFF behavior for modern low-power system architectures.

FAQ

Can 74AUP2G0604 drive a 10 kΩ pull-up resistor on its open-drain output (1Y) at 3.3 V?

Yes. With VO(L) ≤ 0.50 V at IO = 4.0 mA and VCC = 3.0 V, 1Y can sink ≥4 mA. A 10 kΩ pull-up to 3.3 V draws only 0.33 mA, well within spec. The output will reach <0.1 V under this load, ensuring solid LOW assertion for I²C or interrupt signaling.

Does the IOFF feature activate automatically when VCC drops below a threshold?

Yes. IOFF engages when VCC = 0 V, disabling both outputs and limiting leakage to ±0.75 μA. It does not trigger at intermediate voltages-only at full power removal. This ensures deterministic isolation during hot-swap events or controlled shutdown sequences.

What is the maximum capacitive load CL supported on 2Y output without violating propagation delay specs?

The datasheet specifies tpd up to CL = 30 pF across all VCC conditions. At VCC = 3.6 V, tpd remains ≤7.2 ns (CL = 30 pF), confirming reliable operation with typical PCB trace + gate capacitance. Exceeding 30 pF increases delay nonlinearly and may require output buffering.

Are the Schmitt-trigger input thresholds fixed or VCC-dependent?

They are explicitly VCC-dependent: VIH = 0.75×VCC (min) and VIL = 0.25×VCC (max) at −40 °C to +125 °C. This scaling ensures consistent noise margin across 0.8–3.6 V operation and complies with JEDEC JESD8-12 through JESD8-B standards.

74AUP2G0604GSH Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AUP

Package/Case:: 6-XFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Inverter

Number of Circuits:: 2

Number of Inputs:: 2

Features:: Open Drain

Voltage - Supply:: 0.8V ~ 3.6V

Current - Quiescent (Max):: 500 µA

Current - Output High, Low:: 4mA, 4mA

Input Logic Level - Low:: 0.7V ~ 0.9V

Input Logic Level - High:: 1.6V ~ 2V

Max Propagation Delay @ V, Max CL:: 10.5ns @ 3.3V, 30pF

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON, SOT1202 (1x1)

74AUP2G0604GSH FAQ

1.How can I place an order for 74AUP2G0604GSH through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G0604GSH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G0604GSH reliable?

The price and inventory of 74AUP2G0604GSH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G0604GSH is usually 5 days.

3.What payment methods are accepted for 74AUP2G0604GSH?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G0604GSH transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G0604GSH?

74AUP2G0604GSH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G0604GSH order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G0604GSH?

For technical support, including 74AUP2G0604GSH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G0604GSH requirements.

6.How does Aetrix verify that 74AUP2G0604GSH is sourced from the original manufacturer or authorized distributors?

All 74AUP2G0604GSH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G0604GSH meets industry standards.

7.What is the process for return or replacement of 74AUP2G0604GSH?

All 74AUP2G0604GSH units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G0604GSH, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G0604GSH part is unused and in its original packaging.

Return procedure for 74AUP2G0604GSH:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

2026-07-17 Raspberry Pi Alternatives: Chip-Level Comparison, Compatibility and Replacement Guide

Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…