Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

Nexperia USA Inc. 74AUP2G06GM,132

Name: 74AUP2G06GM,132
Brand: Nexperia USA Inc.
SKU: 74AUP2G06GM,132
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP2G06GM,132

Manufacturer:: Nexperia USA Inc.

Category:: Gates and Inverters

Package:: 6-XFDFN

Datasheet:: 74AUP2G06GM,132.pdf

Description:: IC INVERTER 2CH 2-INP 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:8,754

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP2G06GM,132 from Nexperia is a low-power dual inverter IC with open-drain outputs, Schmitt-trigger inputs, and IOFF partial power-down capability. It operates across 0.8 V to 3.6 V supply, delivers <0.9 μA max ICC, supports −40 °C to +125 °C ambient, and enables wired-OR/AND logic in I²C bus and level-shifting interfaces.

For engineers reviewing the 74AUP2G06GM,132 datasheet, 74AUP2G06GM,132 pinout, 74AUP2G06GM,132 application, or 74AUP2G06GM,132 equivalent, this device is selected for ultra-low-power signal inversion in battery-powered sensor nodes, mixed-voltage GPIO interfacing, and noise-immune reset conditioning circuits where static current and input hysteresis are critical.

Technical Context

The 74AUP2G06GM implements two independent inverting buffers with open-drain outputs, each featuring Schmitt-trigger input thresholds (VIH = 0.65×VCC min, VIL = 0.35×VCC max at 1.4 V) and IOFF circuitry that disables output leakage when VCC = 0 V. Its logic diagram confirms active-Low output behavior: input HIGH yields high-impedance (Z), input LOW yields LOW (L).

Designed for partial power-down operation, it meets JEDEC JESD8-12 through JESD8-B across five voltage bands and achieves ±0.75 μA max IOFF leakage at −40 °C to +125 °C, enabling safe back-driving during system sleep states without damaging current flow.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage	0.8 V to 3.6 V - supports single-supply operation across sub-1 V logic and 3.3 V systems without level shifters.
Max ICC	0.9 μA at 25 °C - enables multi-year battery life in always-on IoT endpoints with dual inverters active.
Propagation Delay	1.1 ns typ at VCC = 3.3 V, CL = 5 pF - sufficient for I²C standard-mode (100 kHz) and SMBus timing budgets.
Input Hysteresis	ΔV = ~0.3×VCC - rejects noise on slow-rising signals (e.g., mechanical switch debouncing, thermistor readouts).
IOFF Leakage	±0.75 μA max at VCC = 0 V - prevents cross-current between powered/unpowered domains in hot-swap or modular subsystems.
ESD Rating	HBM >5000 V, CDM >1000 V - survives handling and board-level ESD events without protection diodes.
Operating Temp	−40 °C to +125 °C - qualified for under-hood automotive modules and industrial motor control enclosures.

Pinout & Package

XSON6 package (SOT886): plastic extremely thin small outline, no leads, 6 terminals, body size 1.0 × 1.45 × 0.5 mm, thermal pad optional, pin 1 index in lower-left corner below marking "p6".

Pin/Terminal	Circuit Role	Design Meaning
1	1A	First inverter input - accepts 0–3.6 V regardless of VCC; Schmitt-triggered for noise margin.
2	GND	Ground reference - must be connected before VCC to avoid latch-up per JEDEC JESD78B Class II.
3	2A	Second inverter input - electrically isolated from 1A; supports independent signal conditioning paths.
4	2Y	Second open-drain output - requires external pull-up; sinks up to 20 mA; high-Z when input HIGH.
5	VCC	Supply voltage - powers internal logic and IOFF circuitry; IOFF activates only when VCC = 0 V.
6	1Y	First open-drain output - shares same electrical characteristics as 2Y; enables wired-AND with other open-drain devices.

Key Features

Feature	Design Value
Wide VCC Range	0.8 V to 3.6 V - eliminates need for separate voltage translators in multi-rail MCU peripherals.
Schmitt-Trigger Inputs	Input hysteresis ≥0.3×VCC - ensures clean transitions on noisy or slow analog-derived digital signals.
IOFF Partial Power-Down	Output disabled at VCC = 0 V with ±0.75 μA leakage - enables safe isolation during firmware suspend/resume sequences.
Open-Drain Outputs	20 mA sink capability per output - drives standard I²C bus loads (400 pF) with 2.2 kΩ pull-ups at 3.3 V.
High Noise Immunity	CMOS-compatible input thresholds plus hysteresis - rejects EMI in motor drive feedback or industrial sensor wiring.

Applications

Industrial Sensor Interface

I²C Bus Level Shifting

Use Scenario: Converting analog sensor output (e.g., thermistor voltage divider) into clean digital enable/disable signal for microcontroller ADC sampling.

IC Role / Device Role / Timing Role: Inverter with Schmitt-trigger input acts as noise-immune threshold detector; open-drain output interfaces directly to MCU GPIO with configurable pull-up.

Use Value: Eliminates external RC filtering and comparator IC; reduces BOM count by one active component while maintaining >100 mV noise margin.

Use Scenario: Connecting 1.8 V I²C master to 3.3 V slave devices on shared SDA/SCL lines.

IC Role / Device Role / Timing Role: Dual open-drain inverter provides bidirectional level translation via external pull-ups on both sides; each inverter handles one bus line.

Use Value: Achieves full I²C compliance (rise time <1000 ns, fall time <300 ns) without dedicated level shifter IC or MOSFET-based discrete solution.

Hot-Swappable Module Reset

Battery-Powered GPIO Expansion

Use Scenario: Generating synchronized reset pulse for add-on modules inserted into powered-backplane systems.

IC Role / Device Role / Timing Role: Inverter with IOFF isolates module's reset line from host during insertion; output remains high-Z until VCC stabilizes.

Use Value: Prevents back-powering of unpowered modules and avoids spurious resets during hot-plug events.

Use Scenario: Expanding GPIO count on coin-cell-powered wearable MCU with strict 1 μA sleep budget.

IC Role / Device Role / Timing Role: Dual inverter conditions wake-up signals from capacitive touch pads; IOFF ensures zero static draw when MCU is in deep sleep.

Use Value: Adds two reliable, hysteresis-equipped inputs while contributing <0.9 μA max to total system quiescent current.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual inverter with open-drain applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G06DBVR	Wider VCC range (1.65–5.5 V); higher ICC (10 μA typ); no IOFF; no Schmitt inputs.	Requires external hysteresis for noisy inputs; unsuitable for sub-1.65 V systems or true power-down isolation.	Select when interfacing 5 V logic or when IOFF is not required; avoid for battery-critical or mixed-voltage designs.
74LVC2G06GW,125	Same TSSOP6 package; identical pinout; IOFF supported; but lacks Schmitt-trigger inputs (VIH/VIL fixed at 70%/30% VCC).	Lower noise immunity on slow edges; less robust for mechanical switch inputs or long PCB traces.	Select only if Schmitt action is unnecessary and TSSOP6 footprint is mandatory; otherwise prefer AUP series for noise-prone environments.

Compared with SN74LVC2G06DBVR and 74LVC2G06GW,125, the 74AUP2G06GM,132 uniquely combines sub-1 V operation, Schmitt-trigger inputs, and IOFF in a 1.0 × 1.45 mm XSON6 package-making it the sole choice for ultra-low-power, noise-immune, hot-swap-safe dual inversion in space-constrained embedded systems.

Availability

74AUP2G06GM,132 is available at Aetrix Electronics and suitable for industrial sensor interface, I²C bus level shifting, hot-swappable module reset, and battery-powered GPIO expansion requiring stable component supply across extended temperature ranges.

Supply support for 74AUP2G06GM,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74AUP (Advanced Ultra-low Power) product line targets energy-sensitive applications requiring sub-1 V operation, ultra-low static current, and robust noise immunity-designed specifically for battery-powered IoT sensors, wearables, and modular industrial controllers.

FAQ

Can 74AUP2G06GM,132 drive standard I²C bus capacitance?

Yes. Each open-drain output sinks up to 20 mA and exhibits <0.5 V VOL at 4 mA load (VCC = 3.0 V), enabling reliable operation with 2.2 kΩ pull-ups on buses up to 400 pF. Propagation delay remains ≤4.0 ns at CL = 10 pF, well within I²C standard-mode timing requirements.

Does the IOFF feature activate automatically when VCC drops?

Yes. The IOFF circuitry engages when VCC reaches 0 V, disabling both outputs and limiting leakage to ±0.75 μA maximum across −40 °C to +125 °C. This occurs without external control signals and protects against back-current when the device is unpowered but inputs remain biased.

What is the minimum recommended pull-up resistor for 1.8 V operation?

At VCC = 1.8 V, the output can sink 1.9 mA while maintaining VOL ≤ 0.35 V. To meet I²C rise-time limits (<1000 ns for standard mode), a 10 kΩ pull-up is recommended for ≤100 pF bus loads; for 400 pF, use ≤2.2 kΩ to ensure rise time stays below 400 ns.

Is the Schmitt-trigger hysteresis voltage programmable or fixed?

Fixed. Hysteresis is inherent to the input stage design: VIH min = 0.65×VCC and VIL max = 0.35×VCC at 1.4 V, yielding ~0.42 V hysteresis window. This value scales linearly with VCC and requires no external components or configuration-ensuring consistent noise rejection across all operating voltages.

74AUP2G06GM,132 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AUP

Package/Case:: 6-XFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Inverter

Number of Circuits:: 2

Number of Inputs:: 2

Features:: Open Drain

Voltage - Supply:: 0.8V ~ 3.6V

Current - Quiescent (Max):: 500 nA

Current - Output High, Low:: -, 4mA

Input Logic Level - Low:: 0.7V ~ 0.9V

Input Logic Level - High:: 1.6V ~ 2V

Max Propagation Delay @ V, Max CL:: 10.5ns @ 3.3V, 30pF

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON, SOT886 (1.45x1)

74AUP2G06GM,132 FAQ

1.How can I place an order for 74AUP2G06GM,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G06GM,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G06GM,132 reliable?

The price and inventory of 74AUP2G06GM,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G06GM,132 is usually 5 days.

3.What payment methods are accepted for 74AUP2G06GM,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G06GM,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G06GM,132?

74AUP2G06GM,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G06GM,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G06GM,132?

For technical support, including 74AUP2G06GM,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G06GM,132 requirements.

6.How does Aetrix verify that 74AUP2G06GM,132 is sourced from the original manufacturer or authorized distributors?

All 74AUP2G06GM,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G06GM,132 meets industry standards.

7.What is the process for return or replacement of 74AUP2G06GM,132?

All 74AUP2G06GM,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G06GM,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G06GM,132 part is unused and in its original packaging.

Return procedure for 74AUP2G06GM,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

2026-07-17 Raspberry Pi Alternatives: Chip-Level Comparison, Compatibility and Replacement Guide

Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…