My Inquiry
My Account
Nexperia USA Inc. 74AUP2G07GF,132
- Part No.:
- 74AUP2G07GF,132
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AUP2G07GF,132.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 6XSON
- Quantity:
- Payment:
- Shipping:
Inventory:4,701
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP2G07GF,132 from Nexperia is a dual CMOS buffer with open-drain outputs and Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply. It delivers ultra-low static current (≤1.4 μA at −40 °C to +125 °C), IOFF-enabled partial power-down protection, and <10% overshoot/undershoot. Used in I²C bus level-shifting, GPIO expansion, and mixed-voltage interface logic.
For engineers reviewing the 74AUP2G07GF,132 datasheet, 74AUP2G07GF,132 pinout, 74AUP2G07GF,132 application, or 74AUP2G07GF,132 equivalent, this device serves as a low-power, voltage-tolerant dual buffer for robust signal conditioning in space-constrained industrial and portable electronics where rail-to-rail compatibility and backflow prevention are critical.
Technical Context
The 74AUP2G07GF,132 implements two independent non-inverting buffers, each with Schmitt-trigger input thresholds (VIH ≥ 0.70×VCC, VIL ≤ 0.30×VCC at VCC = 0.8 V) enabling noise immunity against slow-rising signals. Its open-drain outputs support wired-AND configurations and bidirectional level translation without external pull-ups on the output side when used with external resistors.
IOFF circuitry actively disables outputs during power-down (VCC = 0 V), limiting backflow leakage to ±0.75 μA while maintaining overvoltage tolerance up to 3.6 V on all inputs regardless of VCC state - essential for hot-swap and multi-rail system interoperability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - supports direct interfacing between 1.2 V, 1.8 V, 2.5 V, and 3.3 V domains without level shifters. |
| Max ICC (Static) | 1.4 μA at −40 °C to +125 °C - enables always-on monitoring circuits with negligible battery drain. |
| IOFF Leakage | ±0.75 μA at VCC = 0 V - prevents damaging reverse current flow during partial system shutdown. |
| Input Overvoltage Tolerance | 3.6 V absolute max - allows safe connection to higher-voltage buses (e.g., 3.3 V I²C) while powered from lower rails (e.g., 1.8 V). |
| Propagation Delay | 1.1 ns (min) to 11.4 ns (max) - scales predictably with load capacitance (5–30 pF) and supply (0.8–3.6 V), supporting timing-critical control paths. |
| Output Drive Strength | 4 mA sink at VOL ≤ 0.5 V (VCC = 3.0 V) - sufficient to drive standard 10 kΩ pull-up resistors in I²C-compliant designs. |
| ESD Robustness | HBM >5000 V, CDM >1000 V - meets industrial-grade handling requirements without additional protection circuitry. |
Pinout & Package
XSON6 package (SOT886): plastic extremely thin small outline, no leads, 6 terminals, body size 1.0 × 1.45 × 0.5 mm, thermal pad optional, pin 1 index in lower-left corner below marking code "p7".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A | Data Input A | Schmitt-triggered input for first buffer; accepts 0–3.6 V regardless of VCC state. |
| GND | Ground Reference | 0 V reference for all internal logic and output discharge path; must be low-impedance for stable noise immunity. |
| 2A | Data Input B | Schmitt-triggered input for second buffer; electrically isolated from 1A but shares same VCC/GND. |
| 2Y | Open-Drain Output B | Active-low sinking output; requires external pull-up to define high level; supports wired-AND and bus arbitration. |
| VCC | Supply Voltage | Primary power rail (0.8–3.6 V); powers internal logic and enables IOFF control when de-asserted. |
| 1Y | Open-Drain Output A | Independent open-drain output; can be pulled to different voltage than VCC for level translation (e.g., 1.8 V in, 3.3 V out). |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | Enables reliable operation with slow or noisy signals (e.g., mechanical switch debouncing, long PCB traces) without external hysteresis components. |
| IOFF partial power-down | Automatically disables outputs and blocks backflow current when VCC = 0 V - eliminates need for external isolation switches in multi-supply systems. |
| Overvoltage-tolerant inputs | Accepts up to 3.6 V on any input pin even when unpowered (VCC = 0 V), simplifying mixed-voltage interconnect design. |
| Low dynamic noise | Overshoot/undershoot limited to <10% of VCC - reduces EMI and avoids false triggering in adjacent sensitive analog or RF sections. |
| JEDEC-compliant voltage standards | Fully compliant with JESD8-12 through JESD8C across five VCC ranges - ensures interoperability with legacy and next-gen logic families. |
Applications
| I²C Bus Level Translation | GPIO Expansion Interface |
|---|---|
Use Scenario: Translating signals between 1.8 V microcontroller GPIO and 3.3 V sensor I²C bus. IC Role / Device Role / Timing Role: Dual open-drain buffer provides bidirectional level shifting with Schmitt-trigger noise rejection on both sides. Use Value: Eliminates need for dedicated level translators; IOFF prevents bus contention during MCU sleep mode. | Use Scenario: Adding two extra open-drain outputs to an FPGA I/O bank with limited drive strength. IC Role / Device Role / Timing Role: Non-inverting buffer extends sink capability while preserving signal integrity and timing margins. Use Value: Enables direct connection to 5 V relay drivers or LED arrays via external pull-ups, without loading FPGA pins. |
| Mixed-Voltage System Control | Hot-Swap Signal Conditioning |
Use Scenario: Synchronizing reset signals across 1.2 V core logic and 2.5 V peripheral domain. IC Role / Device Role / Timing Role: Dual buffer isolates voltage domains while ensuring monotonic edge transitions via Schmitt inputs. Use Value: Prevents metastability and race conditions during power sequencing; overvoltage tolerance avoids latch-up during ramp-up. | Use Scenario: Conditioning card-present detection signals in modular backplane systems. IC Role / Device Role / Timing Role: Schmitt-trigger input cleans noisy mechanical contact bounce; open-drain output interfaces safely with shared chassis ground. Use Value: IOFF blocks reverse current if card is inserted before host power is applied, protecting upstream regulators. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual open-drain buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G07DBVR | Higher ICC (max 10 μA), no IOFF, VCC min = 1.65 V - lacks partial power-down and sub-1.65 V operation. | Not suitable for 0.8–1.6 V domains or hot-swap scenarios requiring backflow blocking. | Select only if operating exclusively above 1.65 V and IOFF is unnecessary. |
| 74LVC2G07GM,132 | Same XSON6 package and pinout, but LVC family: VIH/VIL fixed thresholds (not VCC-ratio), no Schmitt inputs, IOFF absent. | Lower noise immunity on slow edges; cannot replace 74AUP2G07GF,132 in debounced switch or long-trace applications. | Use only when Schmitt action and ultra-low ICC are not required, and VCC ≥ 1.65 V is guaranteed. |
Compared with SN74LVC2G07DBVR and 74LVC2G07GM,132, the 74AUP2G07GF,132 uniquely combines sub-1 V operation, Schmitt-trigger noise rejection, and IOFF-enabled power-down safety - making it the sole choice for battery-powered, mixed-rail, or hot-plug-sensitive designs demanding lowest static power and highest interface robustness.
Availability
74AUP2G07GF,132 is available at Aetrix Electronics and suitable for industrial automation interfaces, portable medical sensors, and IoT edge node designs requiring stable component supply across extended temperature and voltage ranges.
Supply support for 74AUP2G07GF,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, discrete, and MOSFET solutions optimized for efficiency, reliability, and miniaturization in high-volume applications.
The 74AUP (Advanced Ultra Low Power) product line targets battery-operated and energy-sensitive systems, emphasizing sub-1 V operation, nanoamp-level static current, and robust mixed-voltage interoperability - directly addressing demands of wearables, smart sensors, and always-on edge devices.
FAQ
Can 74AUP2G07GF,132 drive a 10 kΩ pull-up resistor at 3.3 V while maintaining VOL ≤ 0.4 V?
Yes. At VCC = 3.0 V and IO = 4.0 mA, the datasheet guarantees VOL ≤ 0.50 V (−40 °C to +125 °C). With a 10 kΩ pull-up to 3.3 V, sink current is ~330 μA - well within the 4 mA rating - ensuring VOL remains <0.1 V in typical operation, satisfying I²C fast-mode requirements.
Does the IOFF feature activate automatically when VCC drops below a threshold?
Yes. IOFF engages when VCC falls to 0 V, disabling both outputs and limiting leakage to ±0.75 μA. It does not trigger at intermediate voltages - the circuit remains fully functional down to 0.8 V, and IOFF is strictly a zero-VCC condition behavior per JEDEC JESD78 Class II compliance.
Is the Schmitt-trigger hysteresis adjustable or fixed?
Fixed and internally set. The hysteresis is process-defined and scales with VCC: VIH − VIL ≈ 0.35×VCC to 0.45×VCC depending on voltage range and temperature. No external components or configuration pins modify this - it is inherent to the AUP logic family architecture.
What is the maximum capacitive load the outputs can drive while maintaining tPD < 5 ns at 1.8 V?
At VCC = 1.8 V and CL = 15 pF, tPD is 1.2 ns (min) to 5.5 ns (max) over −40 °C to +125 °C. Therefore, 15 pF is the highest verified load meeting the <5 ns upper bound. Driving >15 pF will increase propagation delay beyond specification and may require layout optimization or buffering.
74AUP2G07GF,132 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Open Drain
- Current - Output High, Low:
- -, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT891 (1x1)
74AUP2G07GF,132 FAQ
1.How can I place an order for 74AUP2G07GF,132 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP2G07GF,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP2G07GF,132 reliable?
The price and inventory of 74AUP2G07GF,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G07GF,132 is usually 5 days.
3.What payment methods are accepted for 74AUP2G07GF,132?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G07GF,132 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP2G07GF,132?
74AUP2G07GF,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP2G07GF,132 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP2G07GF,132?
For technical support, including 74AUP2G07GF,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G07GF,132 requirements.
6.How does Aetrix verify that 74AUP2G07GF,132 is sourced from the original manufacturer or authorized distributors?
All 74AUP2G07GF,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G07GF,132 meets industry standards.
7.What is the process for return or replacement of 74AUP2G07GF,132?
All 74AUP2G07GF,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G07GF,132, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP2G07GF,132 part is unused and in its original packaging.
Return procedure for 74AUP2G07GF,132:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP2G07GF,132 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
