Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74AUP2G07GM,132

Name: 74AUP2G07GM,132
Brand: NXP Semiconductors
SKU: 74AUP2G07GM,132
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP2G07GM,132

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFDFN

Datasheet:: 74AUP2G07GM,132.pdf

Description:: IC BUFF DL LOW PWR OP/DR 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:92,007

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP2G07GM,132 from Nexperia is a dual CMOS buffer with open-drain outputs and Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply. It delivers ultra-low static current (≤1.4 μA at −40 °C to +125 °C), supports partial power-down via IOFF circuitry, and features overvoltage-tolerant inputs up to 3.6 V. Used in I²C bus level-shifting, GPIO expansion, and low-power sensor interface circuits.

For engineers reviewing the 74AUP2G07GM,132 datasheet, 74AUP2G07GM,132 pinout, 74AUP2G07GM,132 application, or 74AUP2G07GM,132 equivalent, this device is selected for its sub-1.5 μA ICC max at full temperature range, guaranteed open-drain drive capability up to 4 mA at 3.0 V, and validated operation down to 0.8 V - critical for battery-powered wearables and industrial IoT nodes requiring robust noise immunity and seamless voltage translation.

Technical Context

The 74AUP2G07GM,132 implements two independent non-inverting buffers, each with Schmitt-trigger input thresholds (VIH ≥ 0.70×VCC, VIL ≤ 0.30×VCC at VCC = 0.8 V) enabling reliable operation with slow-rising signals. Its IOFF circuit actively disables outputs during power-down, blocking backflow current when VCC = 0 V.

Dynamic performance is load- and voltage-dependent: propagation delay tpd ranges from 1.1 ns (VCC = 3.0 V, CL = 5 pF) to 26.7 ns (VCC = 0.8 V, CL = 30 pF). Power dissipation capacitance CPD is 1.2 pF at VCC = 3.6 V, supporting low dynamic power in high-frequency switching applications.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	0.8 V to 3.6 V - enables direct interfacing between 1.2 V, 1.8 V, 2.5 V, and 3.3 V domains without level shifters.
Max ICC (−40 °C to +125 °C)	1.4 μA - ensures <1.5 μA quiescent draw in always-on sensor nodes and energy-harvesting systems.
IOFF Leakage (VCC = 0 V)	±0.75 μA - prevents damaging back-current flow during hot-swap or partial system power-down.
Open-Drain Output Drive	4.0 mA sink at VO ≤ 0.50 V (VCC = 3.0 V) - sufficient for driving standard I²C bus loads and LED indicators.
Input Threshold Hysteresis	Typical ΔV = 0.2×VCC - provides >150 mV noise margin at 1.8 V, rejecting EMI in noisy industrial environments.
ESD Robustness	HBM >5000 V, CDM >1000 V - eliminates need for external ESD protection in handheld and field-deployable equipment.
Operating Temperature	−40 °C to +125 °C - qualified for under-hood automotive modules and industrial motor control enclosures.

Pinout & Package

XSON6 package (SOT886): plastic extremely thin small outline, no leads, 6-terminal surface-mount device measuring 1.0 mm × 1.45 mm × 0.5 mm. Exposed die pad improves thermal performance in space-constrained PCB layouts.

Pin/Terminal	Circuit Role	Design Meaning
1	1A - Input A of Buffer 1	Schmitt-triggered logic input; accepts 0–3.6 V regardless of VCC, enabling mixed-voltage signal routing.
2	GND - Ground Reference	Primary return path for both buffers and internal IOFF circuit; must be low-impedance for stable noise immunity.
3	2A - Input A of Buffer 2	Independent Schmitt-trigger input; electrically isolated from 1A - supports dual asynchronous signal conditioning.
4	2Y - Output Y of Buffer 2	Open-drain output; requires external pull-up to define HIGH level - essential for wired-AND bus topologies like I²C.
5	VCC - Supply Voltage	Single supply rail powering both buffers and IOFF logic; decoupling capacitor (100 nF) required within 2 mm.
6	1Y - Output Y of Buffer 1	Open-drain output with identical electrical specs to 2Y; enables dual-channel bus buffering or independent control lines.

Key Features

Feature	Design Value
Ultra-low power consumption	ICC ≤ 1.4 μA across full temperature range - extends battery life in coin-cell-powered devices beyond 10 years.
IOFF partial power-down	Blocks bidirectional current flow when VCC = 0 V - enables safe hot-plug insertion into live backplanes or modular systems.
Overvoltage-tolerant inputs	Accepts VI up to 3.6 V independent of VCC - allows direct connection to 3.3 V sensors while powered from 1.8 V rails.
Low-noise switching	Overshoot/undershoot <10 % of VCC - eliminates false triggering in adjacent analog or RF sections on dense PCBs.
Wide temperature qualification	Specified from −40 °C to +125 °C - meets industrial and extended-temperature automotive cabin requirements.

Applications

I²C Bus Level-Shifting

GPIO Expansion Interface

Use Scenario: Translating signals between a 3.3 V microcontroller and 1.8 V I²C sensor in a portable medical monitor.

IC Role / Device Role / Timing Role: Dual open-drain buffer providing bidirectional voltage translation without direction control pins.

Use Value: Eliminates need for dedicated level translators; Schmitt inputs suppress noise from long flex-cable runs between PCBs.

Use Scenario: Adding two extra interrupt-capable GPIOs to an FPGA I/O bank constrained by VCCIO = 1.2 V.

IC Role / Device Role / Timing Role: Signal conditioner converting slow-rising FPGA outputs into clean, fast-rising buffered signals for external peripherals.

Use Value: Enables reliable wake-up signaling from ultra-low-power sleep states using sub-1 μA static current.

Industrial Sensor Hub

Wearables Power Management

Use Scenario: Aggregating digital outputs from multiple 24 V proximity sensors into a 3.3 V PLC input module.

IC Role / Device Role / Timing Role: Input buffer with 3.6 V-tolerant pins accepting conditioned sensor signals before ADC sampling.

Use Value: Reduces BOM count by replacing discrete resistor-divider networks and Schmitt buffers with one monolithic IC.

Use Scenario: Controlling enable lines for BLE radio and display backlight in a fitness tracker powered by a 1.5 V alkaline cell.

IC Role / Device Role / Timing Role: Low-VCC buffer driving MOSFET gates with precise timing and minimal leakage during standby.

Use Value: Achieves <100 nA system standby current by leveraging IOFF and sub-μA ICC at 0.8 V operation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual open-drain buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G07DBVR	Higher ICC (max 10 μA), no IOFF, narrower VCC range (1.65–5.5 V)	Not suitable for partial power-down or sub-1.65 V operation	Select only if system operates exclusively above 1.65 V and IOFF is unnecessary.
74LVC2G07GW,125	Same IOFF and Schmitt inputs, but TSSOP6 package (larger footprint, higher thermal resistance)	Preferred where hand-soldering or legacy board compatibility is required	Choose for prototyping or repair where XSON6 rework is impractical.

Compared with SN74LVC2G07DBVR and 74LVC2G07GW,125, the 74AUP2G07GM,132 uniquely combines sub-1.5 μA ICC, 0.8 V operation, and IOFF in a 1.0 × 1.45 mm XSON6 package - making it the only option for space- and power-constrained designs requiring true partial power-down capability.

Availability

74AUP2G07GM,132 is available at Aetrix Electronics and suitable for industrial sensor hubs, wearable power management, and I²C bus level-shifting requiring stable component supply across extended temperature and low-voltage conditions.

Supply support for 74AUP2G07GM,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance logic, discrete, and MOSFET solutions with emphasis on efficiency, reliability, and miniaturization.

The 74AUP (Advanced Ultra-low Power) product line targets battery-powered and energy-sensitive applications, delivering industry-leading static power reduction without sacrificing speed or noise immunity.

FAQ

Can 74AUP2G07GM,132 operate reliably at 0.85 V supply?

Yes. The device is fully specified from 0.8 V to 3.6 V, with VIH minimum of 0.70×VCC (0.595 V) and VIL maximum of 0.25×VCC (0.213 V) at −40 °C to +125 °C. Propagation delay remains ≤10.0 ns at CL = 5 pF and VCC = 0.85 V, confirmed in Table 8.

Does the IOFF feature require external control signals?

No. IOFF is fully automatic: when VCC drops below ~0.2 V, internal circuitry disables both outputs regardless of input state. No enable/disable pin or external bias is needed - the function activates inherently during power removal or brownout.

What is the maximum capacitive load the outputs can drive?

The outputs are characterized up to 30 pF (Table 8), with tpd increasing predictably: e.g., 2.2 ns at 5 pF → 11.4 ns at 30 pF (VCC = 3.6 V). For loads >30 pF, external buffer stages are recommended to maintain timing integrity in high-speed buses.

Is 74AUP2G07GM,132 qualified for automotive applications?

No. While rated for −40 °C to +125 °C, it is not AEC-Q200 qualified or automotive-grade screened. Nexperia offers automotive-qualified variants (e.g., 74AUP2G07GM-Q100) with additional stress testing and PPAP documentation - contact Aetrix for availability.

74AUP2G07GM,132 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74AUP

Package/Case:: 6-XFDFN

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Open Drain

Current - Output High, Low:: -, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON, SOT886 (1.45x1)

74AUP2G07GM,132 FAQ

1.How can I place an order for 74AUP2G07GM,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G07GM,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G07GM,132 reliable?

The price and inventory of 74AUP2G07GM,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G07GM,132 is usually 5 days.

3.What payment methods are accepted for 74AUP2G07GM,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G07GM,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G07GM,132?

74AUP2G07GM,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G07GM,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G07GM,132?

For technical support, including 74AUP2G07GM,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G07GM,132 requirements.

6.How does Aetrix verify that 74AUP2G07GM,132 is sourced from the original manufacturer or authorized distributors?

All 74AUP2G07GM,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G07GM,132 meets industry standards.

7.What is the process for return or replacement of 74AUP2G07GM,132?

All 74AUP2G07GM,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G07GM,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G07GM,132 part is unused and in its original packaging.

Return procedure for 74AUP2G07GM,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…