NXP Semiconductors 74AUP2G125GD,125
- Part No.:
- 74AUP2G125GD,125
- Manufacturer:
- NXP Semiconductors
- Package:
- 8-XFDFN
- Datasheet:
-
74AUP2G125GD,125.pdf
- Description:
- IC BUFFER/LINEDVR DUAL XSON8U
- Quantity:
- Payment:

- Shipping:

Inventory:75,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP2G125GD,125 from Nexperia is a dual 3-state buffer/line driver with Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply, delivering ICC ≤ 0.9 μA (max) static current, tpd ≤ 3.1 ns at VCC = 3.3 V/CL = 5 pF, and IOFF-enabled partial power-down protection. It serves as a low-power signal routing and bus isolation component in battery-powered IoT sensors and portable medical monitors.
For engineers reviewing the 74AUP2G125GD,125 datasheet, 74AUP2G125GD,125 pinout, 74AUP2G125GD,125 application, or 74AUP2G125GD,125 equivalent, key selection criteria include ultra-low ICC across full VCC range, guaranteed 3-state output disable during power-down, Schmitt-trigger noise immunity on both inputs, and compatibility with 1.2 V, 1.8 V, and 3.3 V logic domains.
Technical Context
This device implements two independent non-inverting buffers, each with active-low 3-state enable (nOE), enabling bidirectional bus control without external direction logic. Each channel features Schmitt-trigger input thresholds (VIH/VIL varying with VCC) for robust operation with slow-rising signals.
The IOFF circuit actively disables outputs when VCC = 0 V, blocking backflow current up to ±0.75 μA (max) - critical for hot-swap and multi-rail systems. Input tolerance to 3.6 V regardless of VCC allows interfacing with higher-voltage peripherals while powered from sub-1.2 V rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - supports single-supply operation across 1.2 V, 1.8 V, and 3.3 V logic families without level shifters |
| Max Static Supply Current | 0.9 μA at VCC = 0.8–3.6 V - enables >10-year battery life in always-on sensor nodes |
| Propagation Delay | ≤3.1 ns at VCC = 3.3 V, CL = 5 pF - sufficient for 100+ MHz data strobing in low-power microcontroller interfaces |
| IOFF Leakage | ±0.75 μA max at VCC = 0 V - prevents damaging back-current during partial system power-down |
| Input Thresholds | Schmitt-trigger VIH = 0.65×VCC (min), VIL = 0.35×VCC (max) - rejects >30% noise margin on slow GPIO lines |
| ESD Robustness | HBM ≥5000 V, CDM ≥1000 V - survives handling and board-level ESD events without shielding |
| Operating Temperature | −40 °C to +125 °C - qualified for automotive cabin and industrial motor-control environments |
Pinout & Package
XSON8 package (SOT1116): plastic extremely thin small outline, no leads, 8 terminals, body size 1.2 mm × 1.0 mm × 0.35 mm, thermal pad omitted.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1OE | Channel 1 output enable (active LOW) | Drives 1Y into high-impedance when LOW; enables independent control of first buffer |
| VCC | Positive supply rail | Single supply powers both buffers and internal logic; supports 0.8–3.6 V operation |
| 1A | Channel 1 data input | Schmitt-trigger input accepts slow-rising/falling signals without oscillation |
| 2OE | Channel 2 output enable (active LOW) | Drives 2Y into high-impedance when LOW; enables independent control of second buffer |
| 2Y | Channel 2 data output | 3-state CMOS output capable of sinking/sourcing ±20 mA; compatible with 5 pF–30 pF loads |
| 1Y | Channel 1 data output | 3-state CMOS output with identical drive strength and timing to 2Y |
| GND | Ground reference | Return path for all supply and signal currents; must be low-impedance for noise immunity |
| 2A | Channel 2 data input | Schmitt-trigger input with same noise rejection and threshold behavior as 1A |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low static power | ICC ≤ 0.9 μA across full 0.8–3.6 V VCC range - eliminates standby current concerns in energy-harvesting designs |
| IOFF partial power-down | Blocks backflow current when VCC = 0 V - enables safe insertion/removal in live backplane systems |
| Schmitt-trigger inputs | VIH/VIL hysteresis ≥15% of VCC - tolerates noisy PCB traces and long flex-cable runs |
| Overvoltage-tolerant inputs | Accepts up to 3.6 V regardless of VCC - simplifies interface to legacy 3.3 V peripherals on 1.2 V SoCs |
| Wide temperature range | Specified from −40 °C to +125 °C - meets AEC-Q100 Grade 1 requirements for under-hood automotive use |
Applications
| Industrial Sensor Interface | Wearable Health Monitor |
|---|---|
|
Use Scenario: Isolating analog front-end ADC outputs from a low-power MCU during sleep mode. IC Role / Device Role / Timing Role: Dual buffer provides 3-state isolation between ADC and MCU bus; nOE pins synchronized to MCU wake-up signal. Use Value: Prevents leakage-induced ADC offset drift during MCU sleep; enables <1 μA system standby current. |
Use Scenario: Level-shifting and noise filtering between a 1.2 V PMIC and 3.3 V Bluetooth radio module. IC Role / Device Role / Timing Role: Acts as bidirectional voltage translator using Schmitt-trigger inputs and overvoltage-tolerant I/O. Use Value: Eliminates discrete level-shifters; maintains signal integrity across 2.1 V voltage gap without external bias. |
| Automotive Cabin Controller | Smart Home Hub |
|
Use Scenario: Driving multiple CAN transceiver enable lines from a single 3.3 V microcontroller GPIO bank. IC Role / Device Role / Timing Role: Buffers fan-out from one GPIO to two independent enable signals (1OE/2OE), each controlling separate CAN nodes. Use Value: Reduces GPIO count by 50%; ensures simultaneous, glitch-free enable/disable of dual CAN subsystems. |
Use Scenario: Isolating Zigbee and Wi-Fi RF modules sharing a common SPI bus on a battery-powered hub. IC Role / Device Role / Timing Role: Provides 3-state bus separation; nOE pins controlled by host MCU to prevent RF interference coupling. Use Value: Suppresses cross-talk between co-located radios; reduces conducted emissions by >15 dB in 2.4 GHz band. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G125DPWR | Higher ICC (10 μA typ), wider VCC (1.65–5.5 V), no IOFF, no Schmitt inputs | Lacks power-down safety and noise immunity; requires external pull-ups for open-drain compatibility | Prefer only if 5 V tolerance or higher drive strength (24 mA) is required and power-down isn't needed |
| 74LVC2G126GW,125 | Inverting logic (A→Y̅), same VCC/ICC/IOFF specs, identical XSON8 footprint | Requires logic inversion in firmware or upstream logic; otherwise drop-in replacement | Select when signal polarity inversion is acceptable or desired for bus arbitration schemes |
Compared with SN74LVC2G125DPWR, the 74AUP2G125GD,125 delivers 11× lower static current and built-in Schmitt noise rejection; versus 74LVC2G126GW,125, it avoids mandatory signal inversion while retaining identical thermal and layout compatibility.
Availability
74AUP2G125GD,125 is available at Aetrix Electronics and suitable for industrial sensor interface, wearable health monitor, and automotive cabin controller applications requiring stable component supply across extended temperature ranges and ultra-low power budgets.
Supply support for 74AUP2G125GD,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance, reliable components for automotive, industrial, and consumer markets.
The 74AUP (Advanced Ultra-low Power) logic family targets energy-constrained applications where sub-μA static current, wide VCC scalability, and robust IOFF protection are mandatory design requirements.
FAQ
What is the maximum capacitive load the 74AUP2G125GD,125 can drive while maintaining specified propagation delay?
The device is characterized up to CL = 30 pF, with tpd ≤ 8.3 ns at VCC = 3.3 V. At CL = 15 pF, tpd is ≤ 4.4 ns - well within timing budgets for 100 MHz SPI or I²C clock stretching. Driving >30 pF risks exceeding max delay and increasing dynamic power beyond CPD × VCC² × fi limits.
Can 74AUP2G125GD,125 safely interface a 3.3 V FPGA I/O to a 1.2 V microcontroller without external level shifters?
Yes: its inputs tolerate up to 3.6 V regardless of VCC, and its outputs swing rail-to-rail (0 V to VCC). When powered at VCC = 1.2 V, it accepts 3.3 V FPGA signals directly and outputs 0–1.2 V logic levels compatible with the MCU's 1.2 V I/O standard.
Does the IOFF feature require any external circuitry or configuration to activate during power-down?
No: IOFF activates automatically when VCC drops to 0 V. No external pull-ups, enable sequencing, or configuration registers are needed - the circuitry is hardwired and functions across all temperature ranges without firmware intervention.
How does the Schmitt-trigger input improve reliability in noisy automotive environments?
Schmitt-trigger inputs provide ≥150 mV hysteresis (at VCC = 3.3 V), rejecting transient spikes <150 mV and preventing false toggling on slow edges induced by EMI or long harness wiring - critical for CAN/LIN enable signals and sensor wake-up lines.
74AUP2G125GD,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74AUP
- Package/Case:
- 8-XFDFN
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-XSON (2x3)
74AUP2G125GD,125 FAQ
1.How can I place an order for 74AUP2G125GD,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP2G125GD,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP2G125GD,125 reliable?
The price and inventory of 74AUP2G125GD,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G125GD,125 is usually 5 days.
3.What payment methods are accepted for 74AUP2G125GD,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G125GD,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP2G125GD,125?
74AUP2G125GD,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP2G125GD,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP2G125GD,125?
For technical support, including 74AUP2G125GD,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G125GD,125 requirements.
6.How does Aetrix verify that 74AUP2G125GD,125 is sourced from the original manufacturer or authorized distributors?
All 74AUP2G125GD,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G125GD,125 meets industry standards.
7.What is the process for return or replacement of 74AUP2G125GD,125?
All 74AUP2G125GD,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G125GD,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP2G125GD,125 part is unused and in its original packaging.
Return procedure for 74AUP2G125GD,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP2G125GD,125 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

