Nexperia USA Inc. 74AUP2G126DC,125
- Part No.:
- 74AUP2G126DC,125
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
74AUP2G126DC,125.pdf
- Description:
- IC BUF NON-INVERT 3.6V 8VSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:9,770
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP2G126DC from Nexperia is a dual 3-state buffer/line driver with Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply, delivering ICC ≤ 1.4 μA (max at −40 °C to +125 °C), tpd ≤ 4.4 ns (VCC = 3.3 V, CL = 5 pF), and IOFF-enabled partial power-down protection. It serves in low-power I/O expansion and level-shifting interfaces in battery-powered sensor nodes and portable MCU peripherals.
For engineers reviewing the 74AUP2G126DC datasheet, 74AUP2G126DC pinout, 74AUP2G126DC application, or 74AUP2G126DC equivalent, key selection criteria include its ultra-low static current, guaranteed operation down to 0.8 V, Schmitt-trigger noise immunity, and IOFF backflow prevention during system sleep states.
Technical Context
This device implements two independent non-inverting buffers, each with active-HIGH output enable (nOE) controlling high-impedance (Z) state. Schmitt-trigger inputs provide hysteresis (typ. 0.3 × VCC) for robust noise rejection on slow-rising signals.
Its IOFF circuit actively disables outputs when VCC = 0 V, limiting backflow current to ±0.75 μA, enabling safe hot-insertion and multi-rail partial power-down. Input tolerance extends to 3.6 V regardless of VCC, supporting mixed-voltage interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - Enables direct interface with 0.9 V, 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Max ICC (−40 °C to +125 °C) | 1.4 μA - Ensures negligible quiescent drain in always-on battery monitoring circuits. |
| tpd (VCC = 3.3 V, CL = 5 pF) | 4.4 ns - Supports clean signal routing up to ~100 MHz data rates in compact timing-critical paths. |
| IOFF Leakage (VCC = 0 V) | ±0.75 μA - Prevents damaging reverse current flow when host MCU powers down while peripheral remains live. |
| VIL / VIH Thresholds | VIL ≤ 0.3 × VCC, VIH ≥ 0.7 × VCC - Guarantees reliable switching even with degraded input rise times (Δt/ΔV ≤ 200 ns/V). |
| ESD Rating (HBM) | 5000 V - Meets industrial-grade robustness requirements without external protection diodes. |
| Operating Temperature | −40 °C to +125 °C - Qualified for under-hood automotive modules and industrial motor control I/O stages. |
Pinout & Package
VSSOP8 package (SOT765-1): plastic very thin shrink small outline, 8 leads, 2.3 mm body width, 0.5 mm pitch, exposed pad not present.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1OE | Active-HIGH enable for Buffer 1 - Driven HIGH to pass 1A→1Y; LOW forces 1Y into high-Z. |
| 2 | 1A | Data input for Buffer 1 - Accepts 0.8–3.6 V tolerant signals; Schmitt-triggered for noise margin. |
| 3 | 2Y | Data output for Buffer 2 - Tri-state capable; sinks/sours ±4 mA at VCC = 3.0 V. |
| 4 | GND | Digital ground reference - Must be low-impedance return path for both buffers and enable logic. |
| 5 | 2A | Data input for Buffer 2 - Independent of 1A; supports dual-channel isolated buffering. |
| 6 | 1Y | Data output for Buffer 1 - Electrically isolated from 2Y; enables bus multiplexing or load separation. |
| 7 | 2OE | Active-HIGH enable for Buffer 2 - Independently controls 2Y; allows asymmetric channel activation. |
| 8 | VCC | Power supply - Decoupling capacitor (100 nF) required within 3 mm for stable 3.6 V operation. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low static power | ICC ≤ 1.4 μA over full temperature range - Extends shelf life and runtime in energy-harvesting systems. |
| IOFF partial power-down | Blocks backflow current when VCC = 0 V - Eliminates need for external isolation switches in modular subsystems. |
| Schmitt-trigger inputs | Hysteresis ≥ 0.3 × VCC - Tolerates >100 ns input rise/fall times without oscillation on noisy PCB traces. |
| Overvoltage-tolerant inputs | VI absolute max = +4.6 V - Allows safe connection to 3.3 V or 5 V sources even when VCC = 0.8 V. |
| Wide temperature qualification | −40 °C to +125 °C - Validated for engine control units, smart meters, and outdoor IoT gateways. |
Applications
| Industrial Sensor Interface | Portable MCU I/O Expansion |
|---|---|
Use Scenario: Interfacing multiple analog sensor outputs (e.g., thermistors, RTDs) to a low-power microcontroller ADC with shared I²C/SPI lines. IC Role / Device Role / Timing Role: Dual buffer isolates sensor-side noise from MCU domain; 3-state outputs prevent bus contention during ADC sampling cycles. Use Value: Schmitt-trigger inputs reject EMI from nearby motor drivers; IOFF prevents sensor bias leakage when MCU enters deep sleep. | Use Scenario: Expanding GPIO count on a wearable device's ARM Cortex-M0+ MCU operating at 1.1 V core voltage but interfacing 1.8 V display and 3.3 V Bluetooth module. IC Role / Device Role / Timing Role: Level-translating buffer enabling bidirectional signal integrity between mismatched voltage domains without external resistors. Use Value: 0.8–3.6 V supply range eliminates need for discrete level shifters; <4.4 ns propagation delay preserves timing margins in 20 MHz SPI clock paths. |
| Automotive Body Control Module | Battery-Powered Data Logger |
Use Scenario: Driving LED status indicators and relays from a CAN-connected microcontroller in a vehicle door module. IC Role / Device Role / Timing Role: Dual 3-state driver provides independent ON/OFF control per LED string; OE pins synchronized to CAN message ACK timing. Use Value: −40 °C to +125 °C rating ensures reliability near HVAC ducts; 5000 V HBM ESD withstands assembly handling and field transients. | Use Scenario: Isolating SD card interface lines from a low-power MSP430-based environmental logger powered by coin-cell battery. IC Role / Device Role / Timing Role: Buffer decouples SD card capacitive load from MCU pins; 3-state mode disables outputs during card insertion/removal. Use Value: 1.4 μA max ICC minimizes standby current; IOFF prevents SD card VCC backfeed into MCU during power cycling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G126DCUR | Higher ICC (10 μA typ), no IOFF, VCC min = 1.65 V | Not suitable for sub-1.65 V systems or true power-down isolation | Select only if operating exclusively ≥1.65 V and IOFF is unnecessary. |
| 74LVC2G126GM,132 | Same IOFF and VCC range, but XSON8 (SOT1116) package: 1.2 × 1.0 mm vs. VSSOP8's 2.3 × 2.0 mm | Requires PCB redesign for footprint; identical electrical behavior | Choose for space-constrained layouts where 30% smaller area justifies requalification. |
Compared with SN74LVC2G126DCUR and 74LVC2G126GM,132, the 74AUP2G126DC uniquely combines sub-1 V operation, <1.5 μA ICC, and certified IOFF-making it the sole option for ultra-low-power, mixed-voltage, and fail-safe partial power-down designs.
Availability
74AUP2G126DC is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable MCU I/O expansion, automotive body control modules, and battery-powered data loggers requiring stable component supply across extended temperature ranges.
Supply support for 74AUP2G126DC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert specializing in high-performance, energy-efficient logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74AUP (Advanced Ultra-low Power) product line targets battery-operated and energy-sensitive applications, emphasizing sub-1 V operation, nanoamp ICC, and robust IOFF functionality for modern low-power system architectures.
FAQ
What is the minimum supply voltage at which 74AUP2G126DC guarantees full functionality?
The device is fully specified from 0.8 V to 3.6 V. At VCC = 0.8 V, VIH is guaranteed ≥ 0.56 V and VOL ≤ 0.11 V with 20 μA load, and tpd remains ≤ 20.6 ns (CL = 5 pF). All DC and AC parameters in Table 6 and Table 7 apply across this full range.
How does the IOFF feature behave when VCC is ramping down during system shutdown?
IOFF activates automatically when VCC drops below ~0.2 V, clamping output leakage to ±0.75 μA regardless of input/output voltage levels. This prevents reverse current flow from live 3.3 V buses into a de-energized 74AUP2G126DC, protecting upstream drivers and meeting IEC 61000-4-2 system-level ESD robustness.
Can 74AUP2G126DC drive a 50 pF load while maintaining timing specifications?
No-datasheet timing (tpd, ten, tdis) is characterized only up to CL = 30 pF. At CL = 50 pF, propagation delay increases beyond specification (e.g., >8 ns at VCC = 3.3 V), and output edge rates degrade. For >30 pF loads, add series termination or reduce trace length to maintain signal integrity.
Is the Schmitt-trigger hysteresis value fixed or voltage-dependent?
Hysteresis is proportional to VCC: typical ΔV = 0.3 × VCC, with minimum hysteresis ≥ 0.25 × VCC across −40 °C to +125 °C. At VCC = 1.2 V, hysteresis is ≥300 mV; at VCC = 3.3 V, it is ≥825 mV-ensuring consistent noise margin across all supported supply voltages.
74AUP2G126DC,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSSOP
74AUP2G126DC,125 FAQ
1.How can I place an order for 74AUP2G126DC,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP2G126DC,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP2G126DC,125 reliable?
The price and inventory of 74AUP2G126DC,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G126DC,125 is usually 5 days.
3.What payment methods are accepted for 74AUP2G126DC,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G126DC,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP2G126DC,125?
74AUP2G126DC,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP2G126DC,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP2G126DC,125?
For technical support, including 74AUP2G126DC,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G126DC,125 requirements.
6.How does Aetrix verify that 74AUP2G126DC,125 is sourced from the original manufacturer or authorized distributors?
All 74AUP2G126DC,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G126DC,125 meets industry standards.
7.What is the process for return or replacement of 74AUP2G126DC,125?
All 74AUP2G126DC,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G126DC,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP2G126DC,125 part is unused and in its original packaging.
Return procedure for 74AUP2G126DC,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP2G126DC,125 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
