Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AUP2G16GWH

Name: 74AUP2G16GWH
Brand: Nexperia USA Inc.
SKU: 74AUP2G16GWH
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP2G16GWH

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-TSSOP, SC-88, SOT-363

Datasheet:: 74AUP2G16GWH.pdf

Description:: IC BUFFER NON-INVERT 3.6V SOT363

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP2G16GWH from Nexperia is a dual low-power Schmitt-trigger buffer IC in TSSOP6 (SOT363-2) package, operating from 0.8 V to 3.6 V supply. It provides two non-inverting buffered outputs with IOFF partial power-down protection, sub-1.4 μA max ICC at 125 °C, and ±0.75 μA max IOFF leakage - enabling robust level-shifting and noise-immune signal conditioning in battery-powered IoT sensors and portable logic interfaces.

For engineers reviewing the 74AUP2G16GWH datasheet, 74AUP2G16GWH pinout, 74AUP2G16GWH application, or 74AUP2G16GWH equivalent, key selection criteria include its wide VCC range (0.8–3.6 V), guaranteed Schmitt-trigger hysteresis across temperature, IOFF-enabled bus hold during power sequencing, and propagation delay as low as 1.0 ns at 3.0 V/CL = 5 pF.

Technical Context

This device implements two independent non-inverting buffers, each with Schmitt-trigger inputs that provide hysteresis (VIH − VIL ≥ 0.4 V at VCC = 1.2 V) for reliable operation with slow-rising signals. Input tolerance up to 3.6 V enables mixed-voltage interfacing even when VCC is as low as 0.8 V.

The IOFF circuit actively disables outputs when VCC = 0 V, limiting backflow current to ±0.75 μA and preventing bus contention in hot-swap or partial-power-down systems. Static power consumption remains below 1.4 μA across −40 °C to +125 °C, supporting ultra-low-power always-on monitoring nodes.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	0.8 V to 3.6 V - supports direct interface with 0.9 V, 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains
ICC (max)	1.4 μA at −40 °C to +125 °C - enables multi-year battery life in wake-on-event sensor nodes
IOFF Leakage	±0.75 μA at VCC = 0 V - prevents damaging back-current during power sequencing or hot insertion
tpd (min)	1.0 ns at VCC = 3.0 V, CL = 5 pF - ensures timing-critical signal buffering without pipeline penalty
VIH/VIL Hysteresis	≥0.4 V at VCC = 1.2 V - rejects >100 mV of ground bounce or EMI on noisy PCB traces
ESD Rating	HBM >5000 V, CDM >1000 V - withstands handling and board-level ESD events without latch-up
Operating Temp	−40 °C to +125 °C - qualified for under-hood automotive modules and industrial edge controllers

Pinout & Package

TSSOP6 (SOT363-2) plastic thin shrink small outline package, 6 leads, body width 1.25 mm, 1.2 mm × 2.2 mm footprint, 0.65 mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
1	1A	Input A of first buffer - accepts 0–3.6 V signals regardless of VCC level
2	GND	Ground reference - must be connected before VCC to avoid latch-up
3	2A	Input A of second buffer - electrically isolated from 1A; supports independent signal routing
4	2Y	Output Y of second buffer - driven high/low with VOH ≥ 2.3 V / VOL ≤ 0.5 V at 3.0 V/4 mA
5	VCC	Supply voltage - powers both buffers and IOFF control circuitry; decoupling capacitor required
6	1Y	Output Y of first buffer - Schmitt-triggered output with controlled rise/fall times (<10% overshoot)

Key Features

Feature	Design Value
Wide VCC range	0.8 V to 3.6 V - eliminates need for level shifters between 1.2 V SoC I/O and 3.3 V peripherals
Schmitt-trigger inputs	Hysteresis ≥0.4 V at 1.2 V - rejects noise on long traces in motor drive feedback or industrial sensor lines
IOFF partial power-down	±0.75 μA max leakage at VCC = 0 V - enables safe isolation of powered subsystems during firmware updates
Ultra-low ICC	1.4 μA max at +125 °C - reduces thermal load in sealed enclosures and extends coin-cell lifetime
High ESD immunity	HBM >5000 V, CDM >1000 V - survives >1000 board insertions without protective handling

Applications

Industrial Sensor Interface

Wearable Biometric Front-End

Use Scenario: Isolating analog-to-digital converter (ADC) digital control lines from noisy 24 V PLC backplane.

IC Role / Device Role / Timing Role: Dual buffer isolates SPI clock and chip-select signals while maintaining timing integrity across 0.8–3.3 V voltage domains.

Use Value: Schmitt-trigger inputs reject >150 mV of conducted EMI; IOFF prevents backfeed when ADC is powered down between measurements.

Use Scenario: Level-shifting I²C SDA/SCL between 1.1 V wearable MCU and 1.8 V optical heart-rate sensor.

IC Role / Device Role / Timing Role: One buffer drives SCL, the other drives SDA - both tolerate 3.6 V input while powered from 1.1 V VCC.

Use Value: Propagation delay <1.4 ns at 1.1 V ensures I²C timing margins are preserved at 400 kHz operation.

Automotive Body Control Module

Smart Home Zigbee Node

Use Scenario: Buffering LIN transceiver enable and status signals in a 12 V vehicle subsystem with 3.3 V microcontroller.

IC Role / Device Role / Timing Role: Provides noise-immune signal conditioning between LIN PHY and MCU GPIO, with guaranteed operation at −40 °C to +125 °C.

Use Value: VIH = 2.0 V min at 3.0 V VCC ensures reliable detection of LIN dominant/recessive states despite rail droop.

Use Scenario: Driving reset and interrupt lines from ultra-low-power 0.9 V RISC-V core to 3.3 V Zigbee radio module.

IC Role / Device Role / Timing Role: Enables clean power-domain crossing with zero static current draw during deep sleep mode.

Use Value: ICC ≤ 0.9 μA at 25 °C allows continuous monitoring without compromising 10-year battery life target.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G16DBVR	Higher ICC (10 μA typ), no Schmitt inputs, VCC min = 1.65 V	Lacks hysteresis and sub-1 V operation - unsuitable for noisy or ultra-low-voltage sensor paths	Select only if system uses ≥1.65 V rails and noise immunity is not required
74AHC2G16GW	Higher speed (tpd = 2.3 ns min), higher ICC (20 μA), no IOFF, VCC min = 2.0 V	No power-down isolation - risks backfeed in modular hot-swap designs	Prefer for high-speed clock distribution where power sequencing is not involved

Compared with SN74LVC2G16DBVR and 74AHC2G16GW, the 74AUP2G16GWH uniquely combines sub-1 V operation, Schmitt-trigger noise rejection, and IOFF-enabled safe power-down - making it the sole choice for battery-constrained, mixed-voltage, and EMI-prone embedded interfaces.

Availability

74AUP2G16GWH is available at Aetrix Electronics and suitable for industrial sensor interfaces, wearable biometric front-ends, and automotive body control modules requiring stable component supply across extended temperature ranges and ultra-low quiescent current.

Supply support for 74AUP2G16GWH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency-enhancing components, delivering high-performance logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74AUP (Advanced Ultra-low Power) logic family targets ultra-low-power, wide-VCC applications such as energy-harvesting sensors, wearables, and always-on IoT edge nodes - prioritizing nanowatt static consumption and robust noise immunity over raw speed.

FAQ

Does 74AUP2G16GWH support true bidirectional signal buffering?

No. The 74AUP2G16GWH is a unidirectional dual buffer with fixed input (1A, 2A) and output (1Y, 2Y) terminals. It does not contain internal direction control or bus-switch functionality. For bidirectional level shifting, consider dedicated translators like NXSA5001 or TXB0104.

Can 74AUP2G16GWH be used with VCC = 0 V while signals are present on inputs or outputs?

Yes. The IOFF circuit activates when VCC = 0 V, disabling both outputs and limiting input/output leakage to ±0.75 μA maximum. This allows safe connection of powered buses (e.g., 3.3 V I²C) to an unpowered microcontroller domain without risk of back-current damage.

What is the minimum load capacitance for which propagation delay is specified?

Propagation delay is fully characterized down to CL = 5 pF across all VCC and temperature ranges. At VCC = 3.0 V and −40 °C to +85 °C, tpd is guaranteed ≤3.8 ns (max) for CL = 5 pF - enabling use with short PCB traces and low-capacitance GPIOs without derating.

Is the Schmitt-trigger hysteresis value fixed or VCC-dependent?

Hysteresis is VCC-dependent and increases with supply voltage. At VCC = 1.2 V, typical hysteresis is ≥0.4 V; at VCC = 3.3 V, it exceeds 0.9 V. This scaling ensures consistent noise margin across the full 0.8–3.6 V operating range without requiring external hysteresis components.

74AUP2G16GWH Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AUP

Package/Case:: 6-TSSOP, SC-88, SOT-363

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Push-Pull

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-TSSOP

74AUP2G16GWH FAQ

1.How can I place an order for 74AUP2G16GWH through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G16GWH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G16GWH reliable?

The price and inventory of 74AUP2G16GWH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G16GWH is usually 5 days.

3.What payment methods are accepted for 74AUP2G16GWH?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G16GWH transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G16GWH?

74AUP2G16GWH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G16GWH order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G16GWH?

For technical support, including 74AUP2G16GWH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G16GWH requirements.

6.How does Aetrix verify that 74AUP2G16GWH is sourced from the original manufacturer or authorized distributors?

All 74AUP2G16GWH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G16GWH meets industry standards.

7.What is the process for return or replacement of 74AUP2G16GWH?

All 74AUP2G16GWH units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G16GWH, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G16GWH part is unused and in its original packaging.

Return procedure for 74AUP2G16GWH:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…