My Inquiry
My Account
Nexperia USA Inc. 74AUP2G17GM,132
- Part No.:
- 74AUP2G17GM,132
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AUP2G17GM,132.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 6XSON
- Quantity:
- Payment:
- Shipping:
Inventory:3,675
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP2G17GM,132 from Nexperia is a dual Schmitt-trigger buffer IC designed for signal conditioning in ultra-low-power digital systems. It operates across 0.8 V to 3.6 V supply, delivers ≤0.9 μA max ICC at 25 °C, features IOFF partial power-down protection, and supports −40 °C to +125 °C operation in the XSON6 (SOT886) package. It is used in battery-powered sensor interfaces and I²C bus level-shifting circuits where noise immunity and rail-to-rail input tolerance are critical.
For engineers reviewing the 74AUP2G17GM,132 datasheet, 74AUP2G17GM,132 pinout, 74AUP2G17GM,132 application, or 74AUP2G17GM,132 equivalent, key selection criteria include its 0.8 V minimum VCC, hysteresis voltage (VH) of 0.79–1.31 V at 3.0 V, propagation delay as low as 1.5 ns (CL = 5 pF, VCC = 3.0 V), IOFF leakage < ±0.75 μA at VCC = 0 V, and ESD robustness (HBM > 5000 V, CDM > 1000 V).
Technical Context
This device implements two independent CMOS Schmitt-trigger buffers with asymmetric input thresholds (VT+ and VT−) enabling reliable noise rejection on slow-rising or noisy signals. Its IOFF circuit actively disables outputs during power-down, preventing backflow current when VCC = 0 V while inputs/outputs remain biased up to 3.6 V.
It complies with JEDEC standards JESD8-12 through JESD8C across five VCC ranges and meets JESD78 Class II Level B latch-up immunity (>100 mA). Dynamic performance is characterized at CL = 5–30 pF and fi = 1 MHz, with CPD ranging from 2.5 pF (0.8 V) to 4.0 pF (3.0–3.6 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.8 V to 3.6 V - Enables direct interface with sub-1 V logic, 1.2 V, 1.8 V, 2.5 V, and 3.3 V domains without level shifters. |
| ICC (max) | 0.9 μA at −40 °C to +125 °C - Ensures negligible static power draw in always-on sensor nodes and real-time clock backup paths. |
| IOFF Leakage | ±0.75 μA at VCC = 0 V - Prevents cross-conduction and bus contention when one supply rail is powered down in multi-voltage systems. |
| tpd (min) | 1.5 ns at VCC = 3.0–3.6 V, CL = 5 pF - Supports clean signal routing in high-speed control loops and timing-critical GPIO conditioning. |
| VH (Hysteresis) | 0.79–1.31 V at VCC = 3.0 V - Provides ≥350 mV noise margin against EMI in industrial sensor front-ends and motor feedback lines. |
| ESD Rating | HBM > 5000 V, CDM > 1000 V - Allows safe handling and board-level integration in unshielded consumer and IoT end equipment. |
| Operating Temp | −40 °C to +125 °C - Qualified for under-hood automotive modules, industrial PLC I/O, and outdoor edge-node deployments. |
Pinout & Package
XSON6 plastic extremely thin small outline package (SOT886); no leads; 6 terminals; body dimensions 1.0 × 1.45 × 0.5 mm; thermal pad not present; pin 1 index located on lower-left corner below marking code "pV".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1A - Input A of Buffer 1 | CMOS Schmitt-trigger input accepting 0–3.6 V regardless of VCC; enables noise-immune signal acquisition from analog sensors or open-drain buses. |
| 2 | GND - Ground Reference | Primary return path for both buffers and internal IOFF circuitry; must be low-impedance to maintain threshold stability and ESD discharge integrity. |
| 3 | 2A - Input A of Buffer 2 | Independent Schmitt input identical to Pin 1; allows dual-channel debouncing or parallel signal conditioning without shared node coupling. |
| 4 | 2Y - Output Y of Buffer 2 | Push-pull CMOS output driving loads up to ±20 mA; VOH/VOL specified down to 0.8 V VCC for compatibility with near-threshold logic. |
| 5 | VCC - Supply Voltage | Single-supply rail powering both buffers and IOFF logic; supports dynamic voltage scaling and brown-out tolerant operation. |
| 6 | 1Y - Output Y of Buffer 1 | Matched-output drive strength and timing to Pin 4; enables symmetrical fanout in clock distribution or dual-edge detection circuits. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range | 0.8 V to 3.6 V - Eliminates need for external regulators in mixed-voltage SoC interconnects and energy-harvesting subsystems. |
| IOFF partial power-down | Active output disable at VCC = 0 V - Prevents backfeed current in hot-plug or domain-isolation architectures (e.g., USB-C port controllers). |
| High noise immunity | VH = 0.79–1.31 V at 3.0 V VCC - Rejects burst noise >350 mV on I²C SDA/SCL, encoder quadrature, or reset lines without external RC filtering. |
| Overvoltage-tolerant inputs | VI absolute max = +4.6 V - Accepts 5 V-tolerant signals directly into 1.8 V or 3.3 V domains, simplifying legacy interface bridging. |
| Low dynamic power | CPD = 4.0 pF at VCC = 3.0–3.6 V - Limits switching power to <1.5 μW per buffer at 1 MHz, critical for coin-cell–powered wearables. |
Applications
| Industrial Sensor Interface | I²C Bus Level Translation |
|---|---|
|
Use Scenario: Conditioning analog sensor outputs (e.g., thermistor, potentiometer) feeding microcontroller ADC inputs in factory-floor monitoring nodes. IC Role / Device Role / Timing Role: Dual Schmitt buffer cleans slow-rising analog comparator outputs and provides hysteresis to prevent chatter near threshold crossings. Use Value: Eliminates software debouncing overhead and reduces MCU wake-up events by >90%, extending battery life in wireless sensor transmitters. |
Use Scenario: Bridging 1.8 V microcontroller I²C master to 3.3 V EEPROM or display driver on same bus segment. IC Role / Device Role / Timing Role: Bidirectional signal conditioner that translates logic levels while preserving I²C timing margins and open-drain behavior. Use Value: Maintains tBUF and tHD:STA compliance per I²C spec without pull-up resistor reconfiguration or active translators. |
| Motor Feedback Signal Conditioning | Reset Line Debouncing |
|
Use Scenario: Cleaning hall-effect encoder pulses in BLDC motor control boards exposed to EMI from power stages. IC Role / Device Role / Timing Role: Schmitt-trigger buffer isolates noisy rotor position signals before entering FOC algorithm timing capture units. Use Value: Reduces missed edge counts by >99.9% at 20 kHz commutation frequency, improving torque ripple and speed regulation accuracy. |
Use Scenario: Debouncing mechanical push-button resets in medical handheld devices requiring fail-safe boot initialization. IC Role / Device Role / Timing Role: Dual-buffer stage providing hardware hysteresis and output drive strength to drive reset tree with minimal propagation skew. Use Value: Guarantees single, glitch-free reset assertion even with >10 ms contact bounce, meeting IEC 62304 safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual Schmitt trigger buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G17DBVR | Wider VCC (1.65–5.5 V); higher ICC (10 μA typ); no IOFF; VH ≈ 0.5 V at 3.3 V | Not suitable for sub-1.65 V operation or partial power-down systems; better for 5 V-tolerant industrial PLC I/O | Select when interfacing legacy 5 V peripherals and power sequencing is fully controlled. |
| 74LVC2G17GW,125 | Same AUP family but TSSOP6 (SOT363-2) package; 1.25 mm body width; 0.65 mm lead pitch; higher thermal resistance | Preferred for hand-soldering or prototyping; less suitable for ultra-dense portable PCBs due to larger footprint | Select when assembly process lacks XSON6 reflow capability or thermal derating above 83 °C is acceptable. |
Compared with SN74LVC2G17DBVR and 74LVC2G17GW,125, the 74AUP2G17GM,132 uniquely combines sub-1 V operation, IOFF, and XSON6 packaging-making it optimal for space-constrained, multi-rail, battery-operated systems where static power and board area are primary constraints.
Availability
74AUP2G17GM,132 is available at Aetrix Electronics and suitable for industrial sensor interfaces, I²C level translation, motor feedback conditioning, and reset line debouncing requiring stable component supply across extended temperature and low-voltage operating conditions.
Supply support for 74AUP2G17GM,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading semiconductor manufacturer specializing in high-performance, energy-efficient logic, analog, and discrete components, with global R&D and manufacturing facilities focused on automotive, industrial, and mobile applications.
The 74AUP (Advanced Ultra-low Power) product line targets battery-powered and energy-sensitive systems, delivering industry-leading static power reduction without sacrificing speed or noise immunity-designed specifically for always-on sensing, wearables, and IoT edge nodes.
FAQ
Does 74AUP2G17GM,132 support true bidirectional level shifting?
No-it is a unidirectional buffer with Schmitt-trigger inputs and push-pull outputs. While its overvoltage-tolerant inputs (up to 3.6 V) allow connection to higher-voltage sources, the output cannot drive a bus shared with other masters. For true bidirectional I²C translation, a dedicated level shifter like NX3P2212 is required.
What is the maximum capacitive load this device can drive reliably?
The datasheet specifies timing performance up to CL = 30 pF. Driving >30 pF may increase propagation delay nonlinearly and raise dynamic power; for loads exceeding 30 pF, add a series resistor (10–33 Ω) near the output to damp ringing and maintain signal integrity per Figure 11 test setup.
Can 74AUP2G17GM,132 be used with VCC = 0 V while inputs are held at 1.8 V?
Yes-its IOFF circuit ensures outputs are high-impedance and input clamping diodes limit current. With VI = 1.8 V and VCC = 0 V, IIK remains within −50 mA (Table 5), and IOFF leakage is ≤±0.75 μA, making it safe for partial power-down use cases like suspend-mode sensor wake-up triggers.
How does hysteresis vary with supply voltage?
VH = VT+ − VT− ranges from 0.07 V (VCC = 0.8 V) to 1.31 V (VCC = 3.0 V), increasing approximately linearly. At 1.8 V VCC, VH is typically 0.55–0.65 V-providing robust noise rejection for mid-rail logic without requiring external resistive feedback networks.
74AUP2G17GM,132 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- Schmitt Trigger
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT886 (1.45x1)
74AUP2G17GM,132 FAQ
1.How can I place an order for 74AUP2G17GM,132 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP2G17GM,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP2G17GM,132 reliable?
The price and inventory of 74AUP2G17GM,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G17GM,132 is usually 5 days.
3.What payment methods are accepted for 74AUP2G17GM,132?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G17GM,132 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP2G17GM,132?
74AUP2G17GM,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP2G17GM,132 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP2G17GM,132?
For technical support, including 74AUP2G17GM,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G17GM,132 requirements.
6.How does Aetrix verify that 74AUP2G17GM,132 is sourced from the original manufacturer or authorized distributors?
All 74AUP2G17GM,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G17GM,132 meets industry standards.
7.What is the process for return or replacement of 74AUP2G17GM,132?
All 74AUP2G17GM,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G17GM,132, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP2G17GM,132 part is unused and in its original packaging.
Return procedure for 74AUP2G17GM,132:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP2G17GM,132 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
