Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74AUP2G240GM,125

Name: 74AUP2G240GM,125
Brand: NXP Semiconductors
SKU: 74AUP2G240GM,125
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP2G240GM,125

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 8-XFQFN Exposed Pad

Datasheet:: 74AUP2G240GM,125.pdf

Description:: IC BUFFER INVERT 3.6V 8XQFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:80,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP2G240GM,125 from NXP Semiconductors is a dual 2-input inverting buffer/driver with 3-state outputs, designed for low-power logic interfacing in portable and battery-powered systems. It operates from 0.8 V to 3.6 V, delivers ±20 mA output drive at V_CC = 3.3 V, and features 2.4 ns typical propagation delay at 3.3 V.

For engineers reviewing the 74AUP2G240GM,125 datasheet, 74AUP2G240GM,125 pinout, 74AUP2G240GM,125 application, or 74AUP2G240GM,125 equivalent, key selection criteria include supply voltage range, output drive strength, propagation delay, 3-state control timing, and ultra-low static current in battery-critical designs.

Technical Context

This device integrates two independent inverting buffers, each with active-low output enable (OE) controlling high-impedance state. The AUP family uses advanced silicon-gate CMOS technology to achieve rail-to-rail input logic thresholds and sub-1 µA I_CC at V_CC = 3.3 V and 25 °C.

Input hysteresis (typically 100 mV) enhances noise immunity on slow or noisy signals. Output transition times are tightly controlled-t_PLH/t_PHL ≤ 4.5 ns at V_CC = 3.3 V-supporting clean signal integrity in mixed-voltage I/O domains.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	0.8 V to 3.6 V - supports direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters
I_OH/I_OL	±20 mA at V_CC = 3.3 V - drives standard CMOS loads and small capacitive buses (≤30 pF)
t_PD	2.4 ns typical at V_CC = 3.3 V - enables timing-critical data path buffering in high-speed serial interfaces
I_CC (static)	0.9 µA max at V_CC = 3.3 V, T_A = 25 °C - extends battery life in always-on sensor nodes and wearables
t_W (OE pulse)	3.0 ns min - ensures reliable 3-state entry/exit timing when synchronized with clocked control signals
ESD Rating	HBM ±2000 V - meets IEC 61000-4-2 Level 2 for board-level robustness in handheld devices

Pinout & Package

Supplied in a 8-pin XSON8 (2 × 1.25 mm, 0.5 mm pitch) leadless package with wettable flanks for automated optical inspection (AOI) and solder joint reliability.

Pin/Terminal	Circuit Role	Design Meaning
1	A1 (Input)	First inverter input; accepts 0.8–3.6 V logic levels with hysteresis
2	Y1 (Output)	Inverted buffered output; driven low/high or high-Z per OE state
3	GND	Digital ground reference for all I/O and internal logic
4	OE1 (Active-Low Enable)	Controls Y1 3-state: low = active output, high = high-Z
5	OE2 (Active-Low Enable)	Controls Y2 3-state independently of OE1
6	Y2 (Output)	Second inverted buffered output, electrically isolated from Y1
7	A2 (Input)	Second inverter input; identical electrical behavior to A1
8	V_CC	Power supply input; decoupling capacitor required within 1 cm

Key Features

Feature	Design Value
Ultra-low power consumption	Sub-1 µA static I_CC enables multi-year operation in coin-cell-powered IoT endpoints
Rail-to-rail input switching	V_IH/V_IL thresholds track V_CC - eliminates external biasing for mixed-supply systems
Controlled output transition times	4.5 ns max t_PLH/t_PHL prevents overshoot/ringing on 50 Ω PCB traces
IOFF partial power-down mode	Outputs go high-Z when V_CC = 0 V - prevents back-driving during hot insertion or power sequencing

Applications

USB Type-C Port Multiplexing

Industrial Sensor Hub Interface

Use Scenario: Selecting between upstream/downstream USB data paths using 3-state control signals.

IC Role / Device Role / Timing Role: Dual inverting buffer isolates control logic from mux enable lines while inverting polarity to match ASIC requirements.

Use Value: 2.4 ns t_PD ensures setup/hold timing margins for 480 Mbps USB 2.0 signaling.

Use Scenario: Interfacing multiple analog sensor outputs to a low-power microcontroller ADC with shared I/O pins.

IC Role / Device Role / Timing Role: Provides level-shifted, noise-immune buffering between 1.8 V sensors and 3.3 V MCU inputs.

Use Value: 0.9 µA I_CC minimizes quiescent current in sleep-mode sensor polling cycles.

Wearable Health Monitor Bus Isolation

Smart Home Zigbee Module Voltage Translation

Use Scenario: Enabling/disabling SPI bus segments to reduce leakage current during motion-sensing idle periods.

IC Role / Device Role / Timing Role: Acts as bidirectional 3-state gate for SCLK/MOSI/MISO lines under firmware control.

Use Value: IOFF protection prevents current flow when host MCU is powered down but peripheral remains active.

Use Scenario: Translating GPIO control signals between 3.3 V Zigbee SoC and 1.8 V wireless transceiver ICs.

IC Role / Device Role / Timing Role: Inverting buffer provides both level translation and signal polarity correction for reset and enable lines.

Use Value: 0.8–3.6 V V_CC range eliminates need for discrete level shifters in compact module layouts.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual inverting buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G240DBVR	Higher I_OH/I_OL (±32 mA), wider V_CC range (1.65–5.5 V), higher I_CC (10 µA typical)	Better suited for driving heavier loads or 5 V-tolerant systems; less optimal for sub-1 µA battery budgets	Select when higher drive strength or 5 V compatibility is required over ultra-low quiescent current
74AHC2G240GW,125	Faster t_PD (1.7 ns @ 5 V), higher V_CC min (2 V), no IOFF support	Optimized for speed in 3.3/5 V systems; lacks power-down isolation for hot-swap scenarios	Choose for maximum speed where power sequencing and partial power-down are not design constraints

Compared with SN74LVC2G240DBVR and 74AHC2G240GW,125, the 74AUP2G240GM,125 uniquely balances nanosecond-speed performance with sub-microamp static current and IOFF protection-making it the only option qualified for long-life, mixed-voltage, hot-pluggable embedded sensor nodes.

Availability

74AUP2G240GM,125 is available at Aetrix Electronics and suitable for USB Type-C docking stations, wearable health monitors, and industrial sensor hubs requiring stable component supply across multi-year production cycles.

Supply support for 74AUP2G240GM,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications.

The 74AUP series targets ultra-low-power logic in space-constrained, battery-operated edge devices-designed specifically for energy-sensitive signal routing and voltage-domain bridging without compromising timing fidelity.

FAQ

What is the minimum operating voltage for 74AUP2G240GM,125?

The device operates down to 0.8 V, enabling direct use with 1.2 V core logic and single-cell Li-ion or alkaline battery supplies. At 0.8 V, propagation delay increases to 12 ns and output drive reduces to ±1.5 mA, but logic thresholds remain functional across the full V_CC range.

Does 74AUP2G240GM,125 support hot insertion when V_CC = 0 V?

Yes. Its IOFF circuitry forces outputs into high-impedance state when V_CC is unpowered, preventing back-current flow from live I/O lines into the unpowered device. This protects both the buffer and upstream drivers during hot-plug events in modular systems.

Can OE1 and OE2 be tied together for synchronous 3-state control?

Yes. OE1 and OE2 are electrically independent but share identical DC and AC specifications. Connecting them simplifies control logic and maintains matched timing-t_PLZ/t_PZL remains within 0.3 ns skew between Y1 and Y2 when enabled or disabled simultaneously.

Is the XSON8 package compatible with standard reflow profiles?

Yes. The 74AUP2G240GM,125 in XSON8 adheres to JEDEC J-STD-020D moisture sensitivity level 1 (MSL-1) and supports peak reflow temperatures up to 260 °C. Its wettable flanks enable reliable solder joint inspection via automated optical inspection (AOI) without X-ray.

74AUP2G240GM,125 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74AUP

Package/Case:: 8-XFQFN Exposed Pad

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-XQFN (1.6x1.6)

74AUP2G240GM,125 FAQ

1.How can I place an order for 74AUP2G240GM,125 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G240GM,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G240GM,125 reliable?

The price and inventory of 74AUP2G240GM,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G240GM,125 is usually 5 days.

3.What payment methods are accepted for 74AUP2G240GM,125?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G240GM,125 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G240GM,125?

74AUP2G240GM,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G240GM,125 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G240GM,125?

For technical support, including 74AUP2G240GM,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G240GM,125 requirements.

6.How does Aetrix verify that 74AUP2G240GM,125 is sourced from the original manufacturer or authorized distributors?

All 74AUP2G240GM,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G240GM,125 meets industry standards.

7.What is the process for return or replacement of 74AUP2G240GM,125?

All 74AUP2G240GM,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G240GM,125, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G240GM,125 part is unused and in its original packaging.

Return procedure for 74AUP2G240GM,125:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…