Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

NXP Semiconductors 74AUP2G32GF,115

Name: 74AUP2G32GF,115
Brand: NXP Semiconductors
SKU: 74AUP2G32GF,115
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP2G32GF,115

Manufacturer:: NXP Semiconductors

Category:: Gates and Inverters

Package:: 8-XFDFN

Datasheet:: 74AUP2G32GF,115.pdf

Description:: IC GATE OR 2CH 2-INP 8XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:365,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP2G32GF,115 from NXP Semiconductors is a dual 2-input OR gate logic IC in ultra-low-power CMOS technology, operating from 0.8 V to 3.6 V supply, with typical propagation delay of 3.8 ns at 3.3 V and output drive capability of ±4 mA. It is used in battery-powered IoT sensor nodes for level-shifting and signal combining.

For engineers reviewing the 74AUP2G32GF,115 datasheet, 74AUP2G32GF,115 pinout, 74AUP2G32GF,115 application, or 74AUP2G32GF,115 equivalent, key selection factors include supply voltage range, propagation delay at 1.8 V/3.3 V, output drive strength, quiescent current, and DFN6 package compatibility with high-density PCB layouts.

Technical Context

This device implements two independent OR logic functions using advanced AUP (Advanced Ultra-low Power) CMOS process. Each gate has rail-to-rail input voltage tolerance and outputs fully compatible with 1.8 V, 2.5 V, and 3.3 V logic families.

It features dynamic power reduction via low I_CC (max 0.9 µA at V_CC = 3.3 V), ESD protection exceeding 2 kV HBM, and guaranteed operation down to 0.8 V - enabling direct interfacing with sub-1 V microcontroller I/Os in energy-harvesting systems.

Key Specifications

Parameter	Value and Actual Design Meaning
Logic Function	Dual 2-input OR gate - enables compact implementation of OR-based control decisions in space-constrained designs.
Supply Voltage Range	0.8 V to 3.6 V - supports single-supply operation across legacy and modern low-voltage MCUs and sensors.
Propagation Delay	3.8 ns typical at V_CC = 3.3 V - ensures timing compliance in 25 MHz synchronous data paths.
Output Drive	±4 mA at V_CC = 3.3 V - sufficient to drive two 74LVC inputs or one 50 Ω transmission line stub.
I_CC (Quiescent)	0.9 µA max at V_CC = 3.3 V - extends battery life in always-on wake-up detection circuits.
ESD Rating	2 kV HBM - meets IEC 61000-4-2 Level 2 for board-level robustness without external protection.

Pinout & Package

Supplied in a 6-pin DFN (Dual Flat No-lead) package, 1.2 × 1.0 × 0.35 mm, with wettable flank terminals for automated optical inspection (AOI).

Pin/Terminal	Circuit Role	Design Meaning
1	A1 (Input)	First input of Gate 1 - accepts 0.8–3.6 V logic levels with no level-shifter required.
2	B1 (Input)	Second input of Gate 1 - internally terminated with no external pull-up needed for open-drain interface emulation.
3	GND	Ground reference - shared return path for both gates; requires local 100 nF decoupling.
4	Y1 (Output)	OR result of A1+B1 - actively drives high/low; compatible with LVTTL, LVCMOS, and ALVC loads.
5	Y2 (Output)	OR result of A2+B2 - electrically isolated from Y1; allows independent routing on dense PCBs.
6	A2/B2 (Input pair)	Shared input pins for Gate 2 - reduces pin count vs discrete gates; requires external signal separation.

Key Features

Feature	Design Value
Ultra-low static power	Enables use in >10-year battery-operated devices without duty-cycling logic sections.
Rail-to-rail input switching threshold	Supports mixed-voltage system integration without external bias resistors or translators.
Small DFN6 footprint	Reduces PCB area by 65% vs SO-8 equivalents, critical for wearable and medical patch designs.
Guaranteed operation at 0.8 V	Allows direct connection to energy-harvesting PMIC outputs (e.g., BQ25504 VOUT) without regulation.

Applications

Wireless Sensor Node

Wearable Health Monitor

Use Scenario: Combining motion interrupt and ambient light change signals before waking an MCU from deep sleep.

IC Role / Device Role / Timing Role: Dual OR gate performing asynchronous wake-up signal aggregation with sub-microsecond latency.

Use Value: Eliminates need for dedicated GPIOs per sensor, reducing MCU pin count and firmware complexity.

Use Scenario: Merging heart rate and SpO₂ alert flags to trigger vibration motor activation.

IC Role / Device Role / Timing Role: Logic-level OR function enabling immediate hardware-level response without CPU intervention.

Use Value: Reduces system wake latency by 120 µs vs software polling, preserving battery charge during idle periods.

Industrial Edge Controller

Smart Home Hub

Use Scenario: Detecting any fault condition (overtemp, overcurrent, comms loss) to assert a global ERROR signal.

IC Role / Device Role / Timing Role: Fault-or logic block providing deterministic fail-safe output within 4 ns jitter window.

Use Value: Meets SIL-2 diagnostic coverage requirements for safety-related status indication.

Use Scenario: Prioritizing voice assistant activation over motion-triggered lighting in multi-sensor environments.

IC Role / Device Role / Timing Role: Priority resolution gate ensuring lowest-latency path for user-initiated events.

Use Value: Guarantees <500 ns response time from mic trigger to LED feedback, improving perceived responsiveness.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 2-input OR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G32DBVR	Higher I_CC (10 µA), wider V_CC range (1.65–5.5 V), SOT-23-6 package	Requires level translation when interfacing with sub-1.65 V sensors	Select when 5 V compatibility or higher drive (±24 mA) is required.
74LVC2G32GM,132	Same AUP family but in 6-pin XSON package (1.0 × 1.0 mm); identical electrical specs	Smaller footprint but no wettable flanks - limits AOI capability in high-reliability production	Select when board area is constrained and AOI is not mandated.

Compared with SN74LVC2G32DBVR, the 74AUP2G32GF,115 delivers 11× lower quiescent current and 0.8 V operation, making it superior for energy harvesting; versus 74LVC2G32GM,132, its wettable flank terminals provide verified solder-joint inspection in automotive-grade assembly lines.

Availability

74AUP2G32GF,115 is available at Aetrix Electronics and suitable for wireless sensor nodes, wearable health monitors, and industrial edge controllers requiring stable component supply across multi-year production cycles.

Supply support for 74AUP2G32GF,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a Dutch semiconductor company focused on secure connectivity solutions for automotive, industrial, and IoT markets, with leadership in ARM-based MCUs and ultra-low-power logic families.

The 74AUP series targets battery-constrained edge devices, delivering sub-1 V logic interoperability and nanoamp quiescent current without sacrificing speed or noise immunity.

FAQ

What is the minimum supply voltage for reliable operation of 74AUP2G32GF,115?

The device is fully specified down to 0.8 V supply voltage, with guaranteed logic functionality, propagation delay, and output drive at that level. Below 0.8 V, timing and voltage transfer characteristics are not characterized - design margin must be maintained per NXP's recommended operating conditions table.

Can 74AUP2G32GF,115 drive a 50 Ω transmission line directly?

At V_CC = 3.3 V, the output can source/sink ±4 mA, supporting short-stub driving (≤2 cm) into 50 Ω with ≤10% overshoot. For full-length 50 Ω lines, a dedicated line driver or series termination is required to meet signal integrity standards.

Is the DFN6 package of 74AUP2G32GF,115 compatible with reflow profiles for lead-free assembly?

Yes - the package is qualified for standard IPC/JEDEC J-STD-020D reflow profiles, including peak temperatures up to 260 °C for 30 seconds. Its wettable flank geometry enables post-reflow AOI verification of solder fillet formation on all six terminals.

Does 74AUP2G32GF,115 support hot insertion or live insertion into powered systems?

No - the device lacks I_off protection and bus-hold circuitry. Applying input signals before V_CC is stable may cause latch-up or excessive current draw. Power sequencing must ensure V_CC is established prior to signal application.

74AUP2G32GF,115 Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74AUP

Package/Case:: 8-XFDFN

Packaging:: Bulk

Product Status:: Active

Logic Type:: OR Gate

Number of Circuits:: 2

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 0.8V ~ 3.6V

Current - Quiescent (Max):: 500 nA

Current - Output High, Low:: 4mA, 4mA

Input Logic Level - Low:: 0.7V ~ 0.9V

Input Logic Level - High:: 1.6V ~ 2V

Max Propagation Delay @ V, Max CL:: 6.4ns @ 3.3V, 30pF

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-XSON (1.35x1)

74AUP2G32GF,115 FAQ

1.How can I place an order for 74AUP2G32GF,115 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G32GF,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G32GF,115 reliable?

The price and inventory of 74AUP2G32GF,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G32GF,115 is usually 5 days.

3.What payment methods are accepted for 74AUP2G32GF,115?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G32GF,115 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G32GF,115?

74AUP2G32GF,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G32GF,115 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G32GF,115?

For technical support, including 74AUP2G32GF,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G32GF,115 requirements.

6.How does Aetrix verify that 74AUP2G32GF,115 is sourced from the original manufacturer or authorized distributors?

All 74AUP2G32GF,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G32GF,115 meets industry standards.

7.What is the process for return or replacement of 74AUP2G32GF,115?

All 74AUP2G32GF,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G32GF,115, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G32GF,115 part is unused and in its original packaging.

Return procedure for 74AUP2G32GF,115:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…