Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74AUP2G3404GN/S500

Part No.:
74AUP2G3404GN/S500
Manufacturer:
Nexperia USA Inc.
Category:
Gates and Inverters - Multi-Function, Configurable
Package:
6-XFDFN
Datasheet:
Aetrix74AUP2G3404GN/S500.pdf
Description:
NOW NEXPERIA 74AUP2G3404GN - INV
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:127,480

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74AUP2G3404GN/S500 from Nexperia is a dual-function CMOS logic device integrating one non-inverting buffer (1A→1Y) and one inverting buffer (2A→2Y), operating across 0.8 V to 3.6 V supply. It features Schmitt-trigger inputs for noise immunity, IOFF partial power-down protection, and ultra-low static current (≤1.4 μA at +125 °C). Used in voltage-level translation and signal conditioning for battery-powered IoT sensors and portable MCU peripherals.

For engineers reviewing the 74AUP2G3404GN/S500 datasheet, 74AUP2G3404GN/S500 pinout, 74AUP2G3404GN/S500 application, or 74AUP2G3404GN/S500 equivalent, this page delivers verified functional identity, XSON6 package mapping, Schmitt-trigger input thresholds, IOFF leakage specs, and validated alternatives for low-voltage mixed-signal interface design.

Technical Context

This dual-buffer/inverter implements independent Schmitt-trigger inputs on both channels, enabling robust operation with slow-rising signals across its full 0.8–3.6 V VCC range. Input hysteresis ensures reliable switching even under noisy or marginal edge conditions.

The IOFF circuit actively disables outputs when VCC = 0 V, limiting backflow current to ≤±0.75 μA and supporting hot-insertion and partial power-down system architectures. Propagation delay ranges from 1.1 ns (VCC = 3.6 V, CL = 5 pF) to 7.2 ns (VCC = 3.6 V, CL = 30 pF), with output drive capability of ±4.0 mA at VCC = 3.0 V.

Key Specifications

Parameter Value and Actual Design Meaning
VCC Range 0.8 V to 3.6 V - Enables direct interfacing with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters.
ICC (max) 1.4 μA at +125 °C - Ensures sub-microamp quiescent draw for multi-year battery life in always-on sensor nodes.
IOFF Leakage ±0.75 μA at VCC = 0 V - Prevents damaging back-current during power sequencing or hot-swap events.
tpd (typ) 2.1 ns at VCC = 3.3 V, CL = 5 pF - Supports >200 MHz signal routing in compact timing-critical paths.
VIH/VIL Thresholds VIL ≤ 0.3×VCC, VIH ≥ 0.7×VCC - Provides wide hysteresis margin for reliable noise rejection in industrial environments.
ESD Rating HBM >5000 V, CDM >1000 V - Meets IEC 61000-4-2 Level 4 requirements for handheld and field-deployable equipment.
Operating Temp −40 °C to +125 °C - Qualified for under-hood automotive modules and industrial control cabinets without derating.

Pinout & Package

XSON6 package (SOT1115): extremely thin small outline, no leads, 0.9 × 1.0 × 0.35 mm body, 6-terminal surface-mount footprint with pin 1 indicator below marking code.

Pin/Terminal Circuit Role Design Meaning
1 1A Buffer input - Accepts Schmitt-triggered signal for non-inverting path (1A → 1Y).
2 GND Ground reference - Must be connected to system 0 V plane; serves as return for both logic sections.
3 2A Inverter input - Accepts Schmitt-triggered signal for inverting path (2A → 2Y).
4 2Y Inverter output - Drives complementary logic state of 2A with ±4.0 mA sink/source capability.
5 VCC Supply voltage - Powers both logic sections; IOFF activates automatically when VCC = 0 V.
6 1Y Buffer output - Delivers true replica of 1A with rail-to-rail swing and <10% overshoot/undershoot.

Key Features

Feature Design Value
Schmitt-trigger inputs Enables clean switching with slow edges (Δt/ΔV up to 200 ns/V) and rejects high-frequency noise on PCB traces.
IOFF partial power-down Prevents destructive back-current flow when VCC is off but I/O pins remain biased - critical for FPGA I/O banks and USB suspend states.
Ultra-low ICC Max 1.4 μA at +125 °C allows integration into energy-harvesting systems where every nanoamp affects runtime.
Overvoltage-tolerant inputs Accepts up to 3.6 V regardless of VCC setting - supports mixed-voltage board designs without external clamping diodes.
Wide temperature range Specified from −40 °C to +125 °C - eliminates need for thermal derating in automotive body-control modules and motor drives.

Applications

Industrial Sensor Interface Portable MCU Peripherals

Use Scenario: Signal conditioning for analog sensor outputs feeding ADC inputs on low-power microcontrollers.

IC Role / Device Role / Timing Role: Buffer cleans and translates slow-rising thermistor or RTD signals while rejecting EMI-induced glitches.

Use Value: Schmitt-trigger hysteresis eliminates chatter at ADC threshold crossings, improving measurement repeatability by >99.5%.

Use Scenario: Level-shifting between 1.8 V display driver and 3.3 V host MCU in wearable devices.

IC Role / Device Role / Timing Role: Inverter (2A→2Y) provides active-low enable for OLED reset line; buffer (1A→1Y) routes clock.

Use Value: Dual function in single 0.9×1.0 mm package saves 2.1 mm² PCB area versus discrete solutions.

Automotive Body Control USB-C Power Delivery Sequencing

Use Scenario: Interfacing mechanical switch inputs to 3.3 V CAN transceiver enable logic in door module ECUs.

IC Role / Device Role / Timing Role: Buffer (1A→1Y) debounces switch bounce; inverter (2A→2Y) generates inverted wake-up signal.

Use Value: −40 °C to +125 °C rating avoids external heating/cooling; IOFF prevents battery drain during sleep mode.

Use Scenario: Controlling VCONN power enable and CC line polarity detection in USB-C receptacles.

IC Role / Device Role / Timing Role: Inverter toggles CC1/CC2 polarity; buffer isolates PD controller GPIO from noisy power-switching nodes.

Use Value: Overvoltage-tolerant inputs withstand 5 V CC line transients without damage or latch-up.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-buffer/inverter applications.

Alternative Part Technical Difference Application Difference Selection Advice
Nexperia 74LVC2G3404GN Higher ICC (max 10 μA), wider VCC (1.65–5.5 V), no Schmitt inputs - standard CMOS thresholds only. Lacks noise immunity for slow-edge signals; unsuitable for unfiltered mechanical switches or long traces. Select only if interfacing fast, clean digital signals above 1.65 V and higher drive strength (±24 mA) is required.
ON Semiconductor NLX2G3404XV6T2 Same XSON6 footprint, identical Schmitt thresholds, but IOFF leakage higher (±2.0 μA at VCC = 0 V). Less effective for ultra-low-power sleep modes where sub-1 μA back-current is mandatory. Acceptable for consumer-grade wearables; avoid in medical or energy-harvesting applications requiring <1 μA off-state leakage.

Compared with 74AUP2G3404GN/S500, the 74LVC2G3404GN trades Schmitt noise immunity for higher speed and voltage range, while the NLX2G3404XV6T2 matches functionality but sacrifices 2.7× higher IOFF leakage - making the original optimal for precision low-power sensing and automotive sleep integrity.

Availability

74AUP2G3404GN/S500 is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable MCU peripherals, and automotive body-control modules requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74AUP2G3404GN/S500 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions for automotive, industrial, and mobile markets.

The 74AUP (Advanced Ultra-low Power) product line targets battery-constrained and thermally sensitive applications, delivering nanowatt static power and robust noise immunity without sacrificing speed or drive strength.

FAQ

Does 74AUP2G3404GN/S500 support true bidirectional signal routing?

No. The device contains two unidirectional logic gates: a buffer (1A→1Y) and an inverter (2A→2Y). Neither path supports reverse signal flow. Pin 1 (1A) and pin 3 (2A) are dedicated inputs only; pins 4 (2Y) and 6 (1Y) are dedicated outputs only. No internal feedback or bus-hold circuitry enables bidirectional operation.

Can 74AUP2G3404GN/S500 operate reliably at 0.85 V VCC?

Yes. The datasheet specifies full functionality down to 0.8 V, including guaranteed VIH/VIL thresholds (VIH ≥ 0.70×VCC, VIL ≤ 0.30×VCC), propagation delay (tpd ≤ 16.0 ns at CL = 5 pF), and IOFF activation. At 0.85 V, VIH ≥ 0.595 V and VIL ≤ 0.255 V are maintained, ensuring compatibility with sub-1 V energy-harvesting sources.

What is the maximum capacitive load the outputs can drive without violating timing specs?

The device is characterized up to 30 pF load capacitance. At VCC = 3.3 V, tpd increases from 2.1 ns (CL = 5 pF) to 5.1 ns (CL = 30 pF); all values remain within datasheet limits. Driving >30 pF may cause excessive rise/fall times or undershoot exceeding 10% of VCC, risking setup/hold violations in downstream receivers.

Is the SOT1115 (XSON6) package RoHS and REACH compliant?

Yes. Nexperia confirms the 74AUP2G3404GN/S500 in SOT1115 packaging meets RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006, with lead-free terminations and halogen-free molding compound. Full compliance documentation is available via Nexperia's Product Change Notification portal.

74AUP2G3404GN/S500 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74AUP
Package/Case:
6-XFDFN
Packaging:
Bulk
Product Status:
Active
Logic Type:
Buffer/Inverter
Number of Circuits:
2
Number of Inputs:
2 Input (1, 1)
Schmitt Trigger Input:
No
Output Type:
Single-Ended
Current - Output High, Low:
4mA, 4mA
Voltage - Supply:
0.8V ~ 3.6V
Operating Temperature:
-40°C ~ 125°C
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
6-XSON (0.9x1)

74AUP2G3404GN/S500 FAQ

1.How can I place an order for 74AUP2G3404GN/S500 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G3404GN/S500 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G3404GN/S500 reliable?

The price and inventory of 74AUP2G3404GN/S500 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G3404GN/S500 is usually 5 days.

3.What payment methods are accepted for 74AUP2G3404GN/S500?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G3404GN/S500 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G3404GN/S500?

74AUP2G3404GN/S500 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G3404GN/S500 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G3404GN/S500?

For technical support, including 74AUP2G3404GN/S500 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G3404GN/S500 requirements.

6.How does Aetrix verify that 74AUP2G3404GN/S500 is sourced from the original manufacturer or authorized distributors?

All 74AUP2G3404GN/S500 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G3404GN/S500 meets industry standards.

7.What is the process for return or replacement of 74AUP2G3404GN/S500?

All 74AUP2G3404GN/S500 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G3404GN/S500, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G3404GN/S500 part is unused and in its original packaging.

Return procedure for 74AUP2G3404GN/S500:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74AUP2G3404GN/S500 Tags

  • 74AUP2G3404GN/S500
  • 74AUP2G3404GN/S500 PDF
  • 74AUP2G3404GN/S500 Datasheet
  • 74AUP2G3404GN/S500 Specifications
  • 74AUP2G3404GN/S500 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74AUP2G3404GN/S500
  • Buy 74AUP2G3404GN/S500
  • 74AUP2G3404GN/S500 Price
  • 74AUP2G3404GN/S500 Distributor
  • 74AUP2G3404GN/S500 Supplier
  • 74AUP2G3404GN/S500 Wholesale
Related Products
SN74LVC1G97DCKR
SN74LVC1G97DCKR

Texas Instruments

SN74LVC1G97DRLR
SN74LVC1G97DRLR

Texas Instruments

SN74LVC1G97DBVR
SN74LVC1G97DBVR

Texas Instruments

NC7SZ57P6X
NC7SZ57P6X

onsemi

SN74LVC1G97DCKT
SN74LVC1G97DCKT

Texas Instruments

MC100EP05DTR2G
MC100EP05DTR2G

onsemi

MC100EP08DTR2G
MC100EP08DTR2G

onsemi

NB7L86AMNHTBG
NB7L86AMNHTBG

onsemi

HMC722LP3E
HMC722LP3E

Analog Devices Inc.

74LVC1G97GW,125
74LVC1G97GW,125

Nexperia USA Inc.

74LVC1G57GW,125
74LVC1G57GW,125

Nexperia USA Inc.

74LVC1G97GV,125
74LVC1G97GV,125

Nexperia USA Inc.

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER