Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74AUP2G3407GMH

Name: 74AUP2G3407GMH
Brand: NXP Semiconductors
SKU: 74AUP2G3407GMH
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP2G3407GMH

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFDFN

Datasheet:: 74AUP2G3407GMH.pdf

Description:: IC BUFFER NON-INVERT 3.6V 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:90,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP2G3407GMH from Nexperia is a dual-output low-power logic buffer IC featuring one standard CMOS output (1Y) and one open-drain output (2Y), operating across 0.8 V to 3.6 V supply range. It integrates Schmitt-trigger inputs for noise immunity, IOFF partial power-down protection, and supports −40 °C to +125 °C ambient operation. Used in voltage-level translation and bus driving in portable IoT sensor nodes.

For engineers reviewing the 74AUP2G3407GMH datasheet, 74AUP2G3407GMH pinout, 74AUP2G3407GMH application, or 74AUP2G3407GMH equivalent, key selection criteria include dual-output topology (push-pull + open-drain), sub-1 μA ICC max at 3.6 V, IOFF-enabled hot-swap capability, and validated operation down to 0.8 V for ultra-low-voltage microcontroller interfacing.

Technical Context

This device implements two independent buffer functions in a single 6-terminal XSON package: input 1A drives push-pull output 1Y with VOH ≥ VCC − 0.1 V (IO = −20 μA); input 2A drives open-drain output 2Y with VOL ≤ 0.11 V (IO = 20 μA) and high-impedance OFF state when inactive. Both inputs feature Schmitt-trigger thresholds (VIH/VIL varying with VCC) enabling robust signal conditioning of slow-rising waveforms.

The IOFF circuit activates when VCC = 0 V, limiting VI/VO leakage to ±0.75 μA and preventing backflow current-critical for partial power-down in multi-rail systems. Propagation delay ranges from 1.0 ns (VCC = 3.6 V, CL = 5 pF) to 11.4 ns (VCC = 3.6 V, CL = 30 pF), with CPD of 4.0 pF on 1Y and 1.2 pF on 2Y at 3.6 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	0.8 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters
Max ICC (Static)	1.4 μA at +125 °C - ensures battery-powered operation for >10 years in always-on sensor nodes
IOFF Leakage	±0.75 μA at VCC = 0 V - prevents damaging back-current during hot insertion or rail sequencing
Propagation Delay (1A→1Y)	1.0 ns to 4.2 ns (VCC = 3.0–3.6 V, CL = 5–30 pF) - supports >200 MHz data rates in short-trace applications
Open-Drain Sink Current	20 mA at VCC = 3.0 V - drives standard I²C buses, LED indicators, or pull-up-based interrupt lines
Input Threshold Hysteresis	Typical 0.1 × VCC - rejects noise spikes up to 360 mV on 3.6 V rails, eliminating external RC filtering
Operating Temperature	−40 °C to +125 °C - qualified for under-hood automotive modules and industrial motor controllers

Pinout & Package

XSON6 plastic extremely thin small outline package (SOT886), no leads, 6 terminals, body dimensions 1.0 mm × 1.45 mm × 0.5 mm, thermal pad omitted, moisture sensitivity level MSL3.

Pin/Terminal	Circuit Role	Design Meaning
1	1A	Data input for push-pull output 1Y; accepts 0–3.6 V regardless of VCC
2	GND	Ground reference for all I/O and internal logic; must be low-impedance for EMI control
3	2A	Data input for open-drain output 2Y; electrically identical to 1A but routed separately
4	2Y	Open-drain output; requires external pull-up; sinks up to 20 mA; high-Z when inactive
5	VCC	Primary supply rail; powers internal logic and 1Y driver; IOFF disables outputs when VCC = 0 V
6	1Y	Push-pull CMOS output; actively drives HIGH/LOW; VOH ≥ VCC − 0.1 V, VOL ≤ 0.11 V

Key Features

Feature	Design Value
Wide VCC range	0.8 V to 3.6 V operation enables single-bom support across 1.2 V FPGA I/O banks and 3.3 V MCU peripherals
Schmitt-trigger inputs	Input hysteresis ≥ 0.1 × VCC ensures reliable switching with slow edges (Δt/ΔV up to 200 ns/V)
IOFF partial power-down	Blocks backflow current when VCC = 0 V - essential for PCIe hot-plug, USB-C accessory detection, and modular power systems
ESD robustness	HBM >5 kV and CDM >1 kV - eliminates need for external TVS diodes in handheld medical devices
Low dynamic power	CPD = 4.0 pF (1Y) and 1.2 pF (2Y) at 3.6 V - reduces switching power by >40% vs. AUP1G series in 10 MHz clock distribution

Applications

Industrial Sensor Interface

I²C Bus Extender

Use Scenario: Connecting analog sensor outputs (e.g., temperature, humidity) to a 1.8 V microcontroller ADC while sharing a 3.3 V system bus.

IC Role / Device Role / Timing Role: Level-shifting buffer: 1A→1Y translates 3.3 V sensor alerts to 1.8 V MCU interrupt line; 2A→2Y provides open-drain wake-up signal compatible with shared 3.3 V I²C SCL.

Use Value: Eliminates discrete MOSFET level shifters; Schmitt inputs reject EMI from nearby motor drivers; IOFF prevents sensor bias leakage during MCU sleep.

Use Scenario: Extending I²C bus length beyond 1 meter in factory automation PLCs with multiple slave nodes.

IC Role / Device Role / Timing Role: Active repeater: 2Y output drives extended SDA line with 20 mA sink strength; 1Y output mirrors master SCL for local timing synchronization.

Use Value: Maintains I²C timing margins (tBUF, tHD:STA) over 2.5 m cable; open-drain 2Y supports bidirectional arbitration; low CPD minimizes rise-time degradation.

Portable Medical Wearable

Automotive Body Control Module

Use Scenario: Managing low-power BLE SoC wake events triggered by capacitive touch buttons and motion sensors.

IC Role / Device Role / Timing Role: Dual-role signal conditioner: 1Y drives SoC GPIO with fast edge (1.0 ns tPD); 2Y pulls down reset line of auxiliary PMIC during button press.

Use Value: Sub-μA ICC extends coin-cell life >3 years; IOFF isolates BLE SoC during battery replacement; Schmitt inputs reject RF coupling from Bluetooth antenna.

Use Scenario: Interfacing LIN transceiver status flags and door-lock actuator feedback to 5 V MCU in 12 V vehicle electrical system.

IC Role / Device Role / Timing Role: Voltage translator and fault indicator: 1Y reports LIN TX active state to MCU; 2Y sinks current from door-lock sense resistor to indicate mechanical latch position.

Use Value: Operates reliably at 125 °C under dashboard; 3.6 V tolerant inputs accept raw LIN bus signals; open-drain 2Y enables wired-OR diagnostics with other modules.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-output buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Nexperia 74LVC2G34	Higher ICC (max 10 μA), no Schmitt inputs, no IOFF, 1.65–5.5 V supply	Lacks partial power-down and noise immunity; unsuitable for battery-critical or noisy environments	Select only if higher VCC (>3.6 V) or cost sensitivity outweighs leakage and robustness requirements
Toshiba TC7SZU04F	Single inverter (not dual-buffer), no open-drain output, 1.65–5.5 V, no IOFF	Cannot replicate 1Y+2Y dual-output functionality; requires additional components for open-drain behavior	Not functionally equivalent; avoid where dual-output topology or IOFF is mandatory

Compared with 74LVC2G34 and TC7SZU04F, the 74AUP2G3407GMH uniquely delivers simultaneous push-pull and open-drain outputs with sub-μA static power, Schmitt noise rejection, and IOFF-making it irreplaceable in space-constrained, ultra-low-power, and multi-rail hot-swap designs.

Availability

74AUP2G3407GMH is available at Aetrix Electronics and suitable for industrial sensor interfaces, I²C bus extension, portable medical wearables, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74AUP2G3407GMH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74AUP (Advanced Ultra-low Power) product line targets battery-powered and thermally constrained applications, delivering best-in-class static/dynamic power efficiency without sacrificing speed or noise immunity.

FAQ

Can 74AUP2G3407GMH drive a 10 kΩ pull-up resistor on its open-drain 2Y output at 3.3 V?

Yes. With 20 mA sink capability and VOL ≤ 0.45 V at IO = 4.0 mA (VCC = 3.0 V), the 2Y output maintains <0.33 V drop across a 10 kΩ pull-up at 3.3 V, ensuring clean LOW-level signaling for I²C and SMBus protocols. Derating applies above 85 °C per SOT886 thermal specs.

Does the IOFF feature activate automatically when VCC drops below a threshold?

Yes. IOFF engages when VCC = 0 V, disabling both outputs and limiting VI/VO leakage to ±0.75 μA. It does not trigger at intermediate voltages-only full power removal. This behavior is verified per JESD78 Class II latch-up testing and ensures safe hot-swap in modular systems.

What is the maximum capacitive load the 1Y output can drive while maintaining 1.0 ns propagation delay?

At VCC = 3.6 V, 1Y sustains ≤1.0 ns tPD only with CL ≤ 5 pF (including PCB trace and probe capacitance). For 10 pF loads, tPD increases to 1.4 ns. Layout must minimize stubs and use controlled impedance routing to stay within timing budgets for >200 MHz clock fanout.

Are the Schmitt-trigger input thresholds fixed or VCC-dependent?

Thresholds are VCC-dependent: VIH min = 0.75 × VCC and VIL max = 0.25 × VCC at −40 °C to +125 °C. This scaling ensures consistent noise margin (≥25% of VCC) across the full 0.8–3.6 V supply range, unlike fixed-threshold buffers that degrade at low VCC.

74AUP2G3407GMH Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74AUP

Package/Case:: 6-XFDFN

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Open Drain, Push-Pull

Current - Output High, Low:: -, 4mA; 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON (1.45x1)

74AUP2G3407GMH FAQ

1.How can I place an order for 74AUP2G3407GMH through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G3407GMH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G3407GMH reliable?

The price and inventory of 74AUP2G3407GMH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G3407GMH is usually 5 days.

3.What payment methods are accepted for 74AUP2G3407GMH?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G3407GMH transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G3407GMH?

74AUP2G3407GMH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G3407GMH order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G3407GMH?

For technical support, including 74AUP2G3407GMH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G3407GMH requirements.

6.How does Aetrix verify that 74AUP2G3407GMH is sourced from the original manufacturer or authorized distributors?

All 74AUP2G3407GMH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G3407GMH meets industry standards.

7.What is the process for return or replacement of 74AUP2G3407GMH?

All 74AUP2G3407GMH units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G3407GMH, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G3407GMH part is unused and in its original packaging.

Return procedure for 74AUP2G3407GMH:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…