Nexperia USA Inc. 74AUP2G3407GNH
- Part No.:
- 74AUP2G3407GNH
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AUP2G3407GNH.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 6XSON
- Quantity:
- Payment:

- Shipping:

Inventory:95,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP2G3407GNH from Nexperia is a dual-output low-power logic buffer IC featuring one standard CMOS output (1Y) and one open-drain output (2Y), operating across 0.8 V to 3.6 V supply. It integrates Schmitt-trigger inputs for noise immunity, IOFF partial power-down protection, and delivers ICC ≤ 1.4 μA max at −40 °C to +125 °C - used in voltage-level translation and I²C bus interface conditioning.
For engineers reviewing the 74AUP2G3407GNH datasheet, 74AUP2G3407GNH pinout, 74AUP2G3407GNH application, or 74AUP2G3407GNH equivalent, key selection criteria include dual-output topology (push-pull + open-drain), sub-1.5 μA static current, IOFF-enabled hot-swap capability, and −40 °C to +125 °C industrial temperature rating.
Technical Context
This device implements two independent buffer functions in a single 6-terminal XSON package: input 1A drives push-pull output 1Y with VOH ≥ VCC − 0.11 V (IO = −20 μA); input 2A drives open-drain output 2Y with VOL ≤ 0.50 V (IO = 4.0 mA) and high-impedance OFF state (Z) when input is HIGH. Both inputs feature Schmitt-trigger thresholds (VIH/VIL varying with VCC) enabling robust operation with slow-rising signals.
The IOFF circuit activates when VCC = 0 V, limiting VI/VO leakage to ±0.75 μA and preventing backflow current - critical for partial power-down systems. Propagation delay ranges from 1.0 ns (VCC = 3.0 V, CL = 5 pF) to 11.4 ns (VCC = 3.0 V, CL = 30 pF), with CPD = 4.0 pF (1Y) and 1.2 pF (2Y) defining dynamic power consumption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - supports direct interfacing with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains |
| Max Static Supply Current | 1.4 μA at −40 °C to +125 °C - enables ultra-low-power always-on monitoring circuits |
| IOFF Leakage (VCC = 0 V) | ±0.75 μA - prevents damaging back-current during hot insertion or partial system shutdown |
| Input Threshold Type | Schmitt-trigger - provides ≥ 0.3×VCC hysteresis, tolerating slow edges up to 200 ns/V |
| Output Configuration | 1Y: CMOS push-pull; 2Y: open-drain - allows wired-AND logic and I²C-compatible bidirectional signaling |
| Propagation Delay (CL = 5 pF) | 1.0 ns to 4.2 ns - ensures timing-critical signal buffering with minimal latency overhead |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive modules and industrial control units |
Pinout & Package
XSON6 package (SOT1115): 0.9 mm × 1.0 mm × 0.35 mm body, no leads, 6 terminals, wettable flank profile for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1A | Data input for push-pull output 1Y | Accepts 0–3.6 V signals; Schmitt-triggered for noise margin and edge-rate tolerance |
| GND | Ground reference (0 V) | Common return path for all internal logic and output drivers |
| 2A | Data input for open-drain output 2Y | Drives 2Y into active LOW or high-impedance Z state per truth table |
| 2Y | Open-drain output | Requires external pull-up; supports wired-AND, I²C, and level-shifting applications |
| VCC | Positive supply rail | Power source for internal logic; IOFF disables outputs when VCC = 0 V |
| 1Y | CMOS push-pull output | Active HIGH/LOW drive without external components; compatible with standard logic loads |
Key Features
| Feature | Design Value |
|---|---|
| Dual-output topology | One push-pull (1Y) and one open-drain (2Y) output enable mixed-signal interface design in one die |
| IOFF partial power-down | Outputs disabled with VCC = 0 V; prevents back-current flow in live-backplane systems |
| Schmitt-trigger inputs | Hysteresis ≥ 0.3×VCC ensures reliable switching with noisy or slow-rising waveforms |
| Ultra-low ICC | ≤ 1.4 μA max over full temperature range reduces battery drain in portable IoT sensors |
| ESD robustness | HBM > 5000 V and CDM > 1000 V support handling in non-ESD-controlled manufacturing environments |
Applications
| Industrial Sensor Interface | I²C Bus Level Translation |
|---|---|
Use Scenario: Connecting analog sensor output to microcontroller ADC with shared ground but mismatched supply rails (e.g., 1.8 V sensor, 3.3 V MCU). IC Role / Device Role / Timing Role: Buffering and voltage-domain isolation using 1Y output; Schmitt-trigger cleans slow sensor edges. Use Value: Eliminates need for discrete level-shifters while maintaining < 1.5 μA quiescent current in always-on sensing nodes. | Use Scenario: Extending I²C bus length between 3.3 V master and 1.8 V slave devices with multiple pull-up points. IC Role / Device Role / Timing Role: 2Y acts as open-drain driver synchronized to 2A input; 1Y unused or tied off. Use Value: Enables bidirectional communication across voltage domains without bus contention or timing skew from discrete MOSFET translators. |
| Hot-Swappable Module Control | Low-Power Wake-Up Signal Conditioning |
Use Scenario: Managing power sequencing for PCIe add-in cards inserted into powered-backplane slots. IC Role / Device Role / Timing Role: 1Y drives enable line to PMIC; 2Y monitors card-present status via open-drain feedback. Use Value: IOFF prevents backfeed from card-side 3.3 V to backplane 12 V domain during insertion/removal. | Use Scenario: Conditioning wake-up pulses from mechanical switches or capacitive touch sensors in battery-powered wearables. IC Role / Device Role / Timing Role: Schmitt-triggered 1A input debounces switch bounce; 1Y drives MCU interrupt pin with clean edge. Use Value: Reduces system wake-up current to < 2 μA total, extending coin-cell battery life beyond 5 years. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC2G3407GM | Higher ICC (max 10 μA), no IOFF, VCC min = 1.65 V | Not suitable for partial power-down or sub-1.65 V operation | Select only if higher speed (tpd = 1.8 ns) outweighs leakage and voltage-range limitations |
| SN74AUP2G07DBVR | Single open-drain output only; no push-pull output | Lacks dual-output flexibility; requires external inverter for buffered HIGH drive | Choose when only open-drain functionality is needed and board space permits extra component |
Compared with 74LVC2G3407GM and SN74AUP2G07DBVR, the 74AUP2G3407GNH uniquely combines ultra-low ICC, IOFF, Schmitt inputs, and dual-output topology - making it optimal for space-constrained, battery-sensitive, and hot-swap-capable designs where both push-pull and open-drain signaling are required.
Availability
74AUP2G3407GNH is available at Aetrix Electronics and suitable for industrial sensor interfaces, I²C bus extension, hot-swappable module control, and low-power wake-up signal conditioning requiring stable component supply across extended temperature ranges.
Supply support for 74AUP2G3407GNH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions optimized for efficiency, reliability, and miniaturization in consumer, industrial, and automotive markets.
The 74AUP (Advanced Ultra-low Power) product line targets battery-powered and thermally constrained applications requiring sub-microamp quiescent current, wide VCC range, and robust ESD performance - with emphasis on signal integrity in mixed-voltage systems.
FAQ
What is the function of the 2Y open-drain output?
The 2Y terminal operates as an open-drain output: it actively pulls LOW when 2A input is LOW, and enters high-impedance (Z) state when 2A is HIGH. This requires an external pull-up resistor to define the HIGH voltage level and enables wired-AND logic, I²C compatibility, and level translation without direction-control pins.
Can 74AUP2G3407GNH operate at 0.8 V supply while driving a 5 pF load?
Yes - at VCC = 0.8 V, the device guarantees tpd ≤ 13.3 ns (typical) with CL = 5 pF and maintains VIH ≥ 0.70×VCC and VOL ≤ 0.1 V (IO = 20 μA). Its Schmitt-trigger inputs ensure reliable switching even with marginal rise/fall times at minimum voltage.
How does the IOFF feature protect the device during partial power-down?
When VCC = 0 V, the IOFF circuit disables both outputs (1Y and 2Y), limiting VI/VO leakage to ±0.75 μA. This prevents reverse current flow from powered downstream circuits (e.g., 3.3 V bus) into the unpowered IC, eliminating latch-up risk and enabling safe hot-plug operation in modular systems.
Is the 74AUP2G3407GNH pin-compatible with other 6-pin XSON logic buffers?
No - while SOT1115 (0.9×1.0 mm) matches footprint dimensions of some 6-pin XSON logic devices, pin assignment (1A-GND-2A-2Y-VCC-1Y) is unique to the 74AUP2G3407 family. Substitution requires schematic and layout revision; verify against Nexperia's official pinout diagrams before redesign.
74AUP2G3407GNH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 6-XFDFN
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Open Drain, Push-Pull
- Current - Output High, Low:
- -, 4mA; 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON (0.9x1)
74AUP2G3407GNH FAQ
1.How can I place an order for 74AUP2G3407GNH through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP2G3407GNH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP2G3407GNH reliable?
The price and inventory of 74AUP2G3407GNH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G3407GNH is usually 5 days.
3.What payment methods are accepted for 74AUP2G3407GNH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G3407GNH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP2G3407GNH?
74AUP2G3407GNH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP2G3407GNH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP2G3407GNH?
For technical support, including 74AUP2G3407GNH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G3407GNH requirements.
6.How does Aetrix verify that 74AUP2G3407GNH is sourced from the original manufacturer or authorized distributors?
All 74AUP2G3407GNH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G3407GNH meets industry standards.
7.What is the process for return or replacement of 74AUP2G3407GNH?
All 74AUP2G3407GNH units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G3407GNH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP2G3407GNH part is unused and in its original packaging.
Return procedure for 74AUP2G3407GNH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP2G3407GNH Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

