Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AUP2G34GN,132

Name: 74AUP2G34GN,132
Brand: Nexperia USA Inc.
SKU: 74AUP2G34GN,132
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP2G34GN,132

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFDFN

Datasheet:: 74AUP2G34GN,132.pdf

Description:: IC BUFFER NON-INVERT 3.6V 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:168,862

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP2G34GN,132 from Nexperia is a dual non-inverting buffer IC in ultra-low-power logic family, operating from 0.8 V to 3.6 V supply, with typical propagation delay of 3.0 ns at 3.3 V and 30 pF load, used for signal buffering in battery-powered IoT sensor nodes and portable interface circuits.

For engineers reviewing the 74AUP2G34GN,132 datasheet, 74AUP2G34GN,132 pinout, 74AUP2G34GN,132 application, or 74AUP2G34GN,132 equivalent, key selection criteria include supply voltage range, output drive strength (±4 mA at V_CC = 3.3 V), input hysteresis (ΔV_IN = 150 mV typ), and guaranteed operation down to 0.8 V for energy-constrained systems.

Technical Context

This device belongs to the 74AUP (Advanced Ultra-low Power) series, designed for high-speed, low-noise, rail-to-rail CMOS logic interfacing. It integrates two independent buffers with Schmitt-trigger inputs on each channel, enabling robust noise immunity in noisy digital environments.

The IC uses silicon-on-insulator (SOI) process technology to achieve sub-1 µA static current at 3.3 V and supports I²C bus-compatible voltage levels when operated at 1.8 V or 2.5 V, making it suitable for mixed-voltage domain bridging.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	0.8 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters
Propagation Delay (t_PD)	3.0 ns max at V_CC = 3.3 V, C_L = 30 pF - supports >100 MHz signal routing in compact timing-critical paths
Output Drive (I_OH/I_OL)	±4 mA at V_CC = 3.3 V - sufficient to drive two 74LVC inputs or one 50 Ω transmission line stub
Input Hysteresis (ΔV_IN)	150 mV typ - rejects up to ±75 mV of common-mode noise on slow-rising/falling signals
I_CC Static Current	0.9 µA max at V_CC = 3.3 V - extends battery life in always-on sensor wake-up circuits
ESD Rating	HBM ±4 kV - meets IEC 61000-4-2 Level 3 for board-level ESD robustness without external protection

Pinout & Package

74AUP2G34GN,132 is housed in a 6-pin XSON6 (1.45 × 1.0 mm, 0.5 mm pitch) package with exposed thermal pad for improved power dissipation in space-constrained layouts.

Pin/Terminal	Circuit Role	Design Meaning
1	A1 (Input)	Non-inverting input for first buffer channel; accepts 0.8–3.6 V logic levels
2	GND	Ground reference for both channels and internal bias network
3	Y1 (Output)	Buffered non-inverted output for Channel 1; drives capacitive loads ≤50 pF
4	Y2 (Output)	Buffered non-inverted output for Channel 2; electrically isolated from Y1
5	V_CC	Single-supply rail for both buffers; decoupling capacitor required within 2 mm
6	A2 (Input)	Non-inverting input for second buffer channel; identical electrical behavior to A1

Key Features

Feature	Design Value
Ultra-low dynamic power consumption	Typical dynamic power < 10 µW per buffer at 1 MHz toggle rate and 1.8 V supply
Schmitt-trigger inputs	Guaranteed hysteresis across full temperature range (−40 °C to +125 °C)
Rail-to-rail output swing	V_OH ≥ V_CC − 0.1 V and V_OL ≤ 0.1 V at I_O = ±4 mA
IOFF partial power-down mode	Prevents current backflow when V_CC = 0 V and inputs driven externally

Applications

Wireless Sensor Node Interface

Low-Power Display Driver

Use Scenario: Interfacing MEMS accelerometer output to ultra-low-power MCU GPIO with intermittent wake-up.

IC Role / Device Role / Timing Role: Signal conditioning and noise-immune buffering between analog front-end and digital controller.

Use Value: Enables reliable edge detection under 1.2 V operation while consuming < 1 µA static current during sleep.

Use Scenario: Driving segment lines of segmented LCD display in wearable health monitor.

IC Role / Device Role / Timing Role: Level-shifting and fan-out expansion from 1.8 V MCU outputs to 3.0 V display bias rails.

Use Value: Eliminates need for discrete level translators; maintains 3.0 V output swing at 1.8 V supply with < 2 ns skew between segments.

IoT Edge Node Bus Isolation

Portable Audio Codec Interface

Use Scenario: Isolating I²C clock/data lines between host SoC and environmental sensor cluster.

IC Role / Device Role / Timing Role: Bidirectional voltage translation and noise filtering for open-drain bus signals.

Use Value: Supports 400 kHz I²C Fast Mode with < 100 ps inter-channel skew and no external pull-ups required on slave side.

Use Scenario: Buffering I²S data and word clock signals between Bluetooth audio SoC and DAC.

IC Role / Device Role / Timing Role: Jitter-reduced signal distribution with matched trace-length delay compensation.

Use Value: Reduces inter-channel jitter to < 50 ps RMS, preserving 24-bit/96 kHz audio fidelity in battery-powered headphones.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual non-inverting buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G34DBVR	Higher I_OH/I_OL (±24 mA), wider V_CC range (1.65–5.5 V), no Schmitt inputs	Requires external hysteresis for noisy environments; unsuitable below 1.65 V	Select when driving heavier loads or interfacing with 5 V logic; avoid for sub-1.65 V battery systems
74LVC2G17GW,125	Same package and pinout, but includes Schmitt-trigger inputs with higher hysteresis (ΔV_IN = 300 mV)	Higher input threshold noise margin; slightly higher propagation delay (3.8 ns)	Prefer when signal edges are slow or ambient EMI exceeds 100 mV peak-to-peak

Compared with SN74LVC2G34DBVR and 74LVC2G17GW,125, the 74AUP2G34GN,132 uniquely balances ultra-low voltage operation (down to 0.8 V), sub-µA quiescent current, and integrated Schmitt inputs-making it optimal for always-on, energy-harvested, or coin-cell-powered edge devices where supply headroom and noise immunity are jointly constrained.

Availability

74AUP2G34GN,132 is available at Aetrix Electronics and suitable for wireless sensor node interface, low-power display driver, and IoT edge node bus isolation requiring stable component supply across industrial temperature grades and long-term production cycles.

Supply support for 74AUP2G34GN,132 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability standard logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74AUP series targets ultra-low-power digital interfacing in energy-sensitive applications, emphasizing sub-1 µA static current, wide supply flexibility, and robust noise immunity without sacrificing speed.

FAQ

What is the maximum operating frequency supported by 74AUP2G34GN,132?

The device does not specify a maximum clock frequency, but its 3.0 ns typical propagation delay at 3.3 V and 30 pF load supports reliable operation up to 100 MHz for single-edge signaling. For repetitive toggling, ensure output load capacitance remains ≤50 pF and maintain proper PCB layout with short traces and local decoupling.

Can 74AUP2G34GN,132 be used with 1.2 V supply in battery-powered designs?

Yes. The device is fully specified from 0.8 V to 3.6 V, including guaranteed functionality at 1.2 V. At this voltage, propagation delay increases to 8.5 ns (max), output drive reduces to ±1.5 mA, and static current remains below 0.5 µA-making it ideal for coin-cell or energy-harvesting systems.

Does 74AUP2G34GN,132 support hot insertion or live insertion into powered systems?

No. While IOFF circuitry prevents back-current when V_CC = 0 V, the device lacks explicit hot-swap protection. Applying input signals before V_CC is stable may cause latch-up or undefined output states. Always sequence V_CC before asserting inputs in hot-plug scenarios.

Is the XSON6 package of 74AUP2G34GN,132 compatible with standard reflow profiles?

Yes. The XSON6 package complies with JEDEC J-STD-020D moisture sensitivity level 1 and supports standard lead-free reflow profiles (peak temperature 260 °C, time above 217 °C ≤ 60 s). The exposed thermal pad must be soldered to a dedicated PCB thermal land for optimal thermal performance and mechanical reliability.

74AUP2G34GN,132 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AUP

Package/Case:: 6-XFDFN

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Push-Pull

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON (0.9x1)

74AUP2G34GN,132 FAQ

1.How can I place an order for 74AUP2G34GN,132 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G34GN,132 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G34GN,132 reliable?

The price and inventory of 74AUP2G34GN,132 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G34GN,132 is usually 5 days.

3.What payment methods are accepted for 74AUP2G34GN,132?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G34GN,132 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G34GN,132?

74AUP2G34GN,132 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G34GN,132 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G34GN,132?

For technical support, including 74AUP2G34GN,132 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G34GN,132 requirements.

6.How does Aetrix verify that 74AUP2G34GN,132 is sourced from the original manufacturer or authorized distributors?

All 74AUP2G34GN,132 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G34GN,132 meets industry standards.

7.What is the process for return or replacement of 74AUP2G34GN,132?

All 74AUP2G34GN,132 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G34GN,132, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G34GN,132 part is unused and in its original packaging.

Return procedure for 74AUP2G34GN,132:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…