Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74AUP2G34GXZ

Name: 74AUP2G34GXZ
Brand: NXP Semiconductors
SKU: 74AUP2G34GXZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP2G34GXZ

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFDFN

Datasheet:: 74AUP2G34GXZ.pdf

Description:: IC BUFFER NON-INVERT 3.6V 6X2SON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:90,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP2G34GX from Nexperia is a dual CMOS buffer with Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply, delivering ultra-low static current (≤1.4 μA at −40 °C to +125 °C), IOFF-enabled partial power-down protection, and propagation delay as low as 1.0 ns at VCC = 3.0 V with CL = 5 pF - deployed in battery-powered sensor interfaces and low-voltage I/O bridging.

For engineers reviewing the 74AUP2G34GX datasheet, 74AUP2G34GX pinout, 74AUP2G34GX application, or 74AUP2G34GX equivalent, this device is selected for its sub-1.5 μA ICC max at full temperature range, overvoltage-tolerant 3.6 V inputs on 0.8 V–3.6 V rails, and validated X2SON6 (SOT1255-2) package for high-density portable designs requiring thermal efficiency and minimal board footprint.

Technical Context

The 74AUP2G34GX implements two independent non-inverting buffers, each with Schmitt-trigger input thresholds enabling robust noise immunity against slow-rising signals. Its IOFF circuit actively disables outputs during power-down, blocking backflow current when VCC = 0 V.

Designed for mixed-voltage system interfacing, it supports rail-to-rail input tolerance (−0.5 V to +4.6 V), operates from −40 °C to +125 °C, and maintains guaranteed VIH/VIL thresholds across all VCC ranges (e.g., VIH ≥ 2.0 V at VCC = 3.0–3.6 V; VIL ≤ 0.9 V).

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	0.8 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters
Max ICC (−40 °C to +125 °C)	1.4 μA - ensures <1 μW static power at 1.8 V, critical for always-on IoT node sleep modes
IOFF Leakage (VCC = 0 V)	±0.75 μA - prevents damaging back-current into powered subsystems during hot-swap or partial shutdown
tpd (CL = 5 pF, VCC = 3.0 V)	1.0 ns to 4.2 ns - supports >200 MHz signal buffering in high-speed control loops with tight timing budgets
Input Overvoltage Tolerance	Up to 3.6 V - allows safe connection to 3.3 V buses even when powered from 1.2 V or 1.8 V rails
ESD Rating (HBM)	5000 V - exceeds JEDEC JS-001 Class 3A, reducing need for external ESD protection in handheld devices
Operating Temperature	−40 °C to +125 °C - qualified for under-hood automotive modules and industrial edge controllers

Pinout & Package

X2SON6 plastic thermal enhanced extremely thin small outline package (SOT1255-2); 6-terminal, no-lead construction; body dimensions 1.0 mm × 0.8 mm × 0.32 mm; exposed die pad for improved thermal dissipation in space-constrained PCB layouts.

Pin/Terminal	Circuit Role	Design Meaning
1	2A	Second independent input - accepts Schmitt-triggered logic signals; tolerant of slow edges and noise
2	1A	First independent input - identical electrical behavior to Pin 1; enables dual-channel signal conditioning
3	2Y	Output for second buffer - drives capacitive loads up to 30 pF with controlled overshoot (<10 % VCC)
4	GND	Digital ground reference - must be connected to system ground plane for stable noise immunity and IOFF operation
5	VCC	Primary supply rail - powers both buffers; IOFF activation requires VCC = 0 V to disable output leakage
6	1Y	Output for first buffer - electrically isolated from 2Y; supports independent load driving without crosstalk

Key Features

Feature	Design Value
Schmitt-trigger inputs	Enables reliable signal restoration of degraded or noisy waveforms (e.g., from long PCB traces or mechanical switches)
IOFF partial power-down	Prevents destructive back-current flow when VCC is off but I/O pins remain biased - essential for hot-pluggable modules
Ultra-low ICC (≤1.4 μA)	Reduces battery drain in coin-cell-powered wearables and wireless sensors during extended standby periods
Overvoltage-tolerant inputs	Accepts 3.6 V inputs while operating from 0.8 V supply - eliminates external voltage translators in multi-rail systems
Thermally enhanced X2SON6	SOT1255-2 package delivers lower junction-to-board thermal resistance vs. standard XSON6, improving reliability in sealed enclosures

Applications

Industrial Sensor Interface

Low-Power Wearable Hub

Use Scenario: Connecting analog sensor outputs with slow-rising digital enable lines to an ultra-low-power microcontroller ADC trigger input.

IC Role / Device Role / Timing Role: Dual buffer conditions two asynchronous sensor alert signals, using Schmitt-trigger inputs to reject EMI-induced glitches before MCU sampling.

Use Value: Eliminates need for discrete RC filters and pull-ups; reduces BOM count by 4 components per channel while maintaining <1.4 μA system standby current.

Use Scenario: Level-shifting and debouncing push-button inputs and LED driver enable lines in a Bluetooth LE fitness tracker powered by a 30 mAh coin cell.

IC Role / Device Role / Timing Role: Buffers user interface signals between 1.8 V MCU GPIO and 3.3 V display/LED subsystems, leveraging IOFF during deep-sleep mode.

Use Value: Enables true zero-power button wake-up with <0.75 μA IOFF leakage, extending battery life beyond 12 months without recharging.

Automotive Body Control Module

Medical Point-of-Care Diagnostic Reader

Use Scenario: Interfacing legacy 5 V-compatible switch inputs and CAN transceiver status flags to a 3.3 V domain microcontroller in a door module.

IC Role / Device Role / Timing Role: Provides overvoltage-tolerant input buffering and noise-immune signal conditioning for cabin environment sensing nodes.

Use Value: Withstands 3.6 V input transients while operating from 3.3 V rail, eliminating external clamping diodes and reducing failure risk in humid, vibration-prone locations.

Use Scenario: Isolating and conditioning optical sensor interrupt signals and SD card detect lines in a portable blood glucose meter with strict EMC requirements.

IC Role / Device Role / Timing Role: Dual buffer decouples noisy SD card switching noise from sensitive analog front-end circuitry via controlled rise/fall times and low undershoot.

Use Value: Achieves <10 % VCC overshoot/undershoot and 5000 V HBM ESD rating - meets IEC 60601-1-2 Class B immunity without added filtering.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74LVC2G34GW	Higher ICC (max 40 μA at +125 °C); no IOFF; wider VCC range (1.65 V–5.5 V)	Not suitable for partial power-down systems; better for 5 V legacy compatibility	Select only if 5 V tolerance is required and power-down isolation is unnecessary
SN74AUP2G34DSFR	Identical AUP family specs; same 0.8–3.6 V range and IOFF, but in USON-6 (SOT1115) package (0.9 × 1.0 mm)	Slightly smaller footprint but higher thermal resistance than X2SON6; no exposed thermal pad	Choose for maximum miniaturization where thermal performance is secondary to size

Compared with 74LVC2G34GW and SN74AUP2G34DSFR, the 74AUP2G34GX uniquely combines lowest ICC (1.4 μA), thermally optimized X2SON6 packaging, and guaranteed IOFF operation - making it optimal for energy-critical, space-constrained, and hot-swap-capable embedded systems.

Availability

74AUP2G34GX is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable medical diagnostics, and automotive body electronics requiring stable component supply across extended temperature and low-power design constraints.

Supply support for 74AUP2G34GX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a leading semiconductor manufacturer specializing in high-performance, energy-efficient logic, analog, and discrete components for automotive, industrial, and consumer markets.

The 74AUP (Advanced Ultra-low Power) product line targets battery-operated and thermally constrained applications, delivering best-in-class static/dynamic power trade-offs for logic functions without sacrificing speed or noise immunity.

FAQ

Does 74AUP2G34GX support true bidirectional operation?

No - it is a dual unidirectional non-inverting buffer. Each channel has dedicated input (1A/2A) and output (1Y/2Y) pins with no internal direction control or bus-hold functionality. Bidirectional data transfer requires external control logic or separate transceivers.

Can 74AUP2G34GX drive a 50 pF load reliably?

No - datasheet characterization is limited to CL ≤ 30 pF. At 50 pF, propagation delay increases significantly (e.g., +100 % at VCC = 3.3 V), and output waveform integrity (overshoot/undershoot) is no longer guaranteed. For >30 pF loads, add series termination or select a higher-drive buffer.

What is the minimum recommended VCC for guaranteed Schmitt-trigger operation?

0.8 V - the device is fully specified from 0.8 V to 3.6 V, including Schmitt thresholds, propagation delay, and IOFF functionality. Below 0.8 V, VIH/VIL thresholds and tpd are not characterized, and IOFF may not activate reliably.

Is the SOT1255-2 package RoHS and REACH compliant?

Yes - Nexperia confirms SOT1255-2 packaging meets RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006, with lead-free terminations and halogen-free molding compound, as documented in Nexperia's official compliance statements.

74AUP2G34GXZ Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74AUP

Package/Case:: 6-XFDFN

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 2

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Push-Pull

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-X2SON (1.0x0.8)

74AUP2G34GXZ FAQ

1.How can I place an order for 74AUP2G34GXZ through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G34GXZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G34GXZ reliable?

The price and inventory of 74AUP2G34GXZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G34GXZ is usually 5 days.

3.What payment methods are accepted for 74AUP2G34GXZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G34GXZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G34GXZ?

74AUP2G34GXZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G34GXZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G34GXZ?

For technical support, including 74AUP2G34GXZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G34GXZ requirements.

6.How does Aetrix verify that 74AUP2G34GXZ is sourced from the original manufacturer or authorized distributors?

All 74AUP2G34GXZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G34GXZ meets industry standards.

7.What is the process for return or replacement of 74AUP2G34GXZ?

All 74AUP2G34GXZ units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G34GXZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G34GXZ part is unused and in its original packaging.

Return procedure for 74AUP2G34GXZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…