Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74AUP2G38GN,115

Part No.:
74AUP2G38GN,115
Manufacturer:
Nexperia USA Inc.
Category:
Gates and Inverters
Package:
-
Datasheet:
Aetrix74AUP2G38GN,115.pdf
Description:
IC DUAL 2-INP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:90,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74AUP2G38GN,115 from Nexperia is a low-power dual 2-input NAND gate with open-drain outputs, designed for level-shifting and wired-OR logic in ultra-low-voltage systems. It operates across 0.8 V to 3.6 V supply, features Schmitt-trigger inputs for noise immunity, supports partial power-down via IOFF, and is rated for -40 °C to +125 °C. It enables active-LOW wired-OR bus interfacing in I²C-compatible and mixed-voltage digital subsystems.

For engineers reviewing the 74AUP2G38GN,115 datasheet, 74AUP2G38GN,115 pinout, 74AUP2G38GN,115 application, or 74AUP2G38GN,115 equivalent, this device is selected for its sub-1 μA static ICC, open-drain flexibility, wide VCC range, IOFF-enabled hot-swap capability, and XSON8 footprint compatibility with space-constrained PCB layouts.

Technical Context

The 74AUP2G38GN,115 implements two independent NAND gates, each with open-drain output and Schmitt-trigger input thresholds-ensuring robust operation with slow-rising signals across its full 0.8–3.6 V VCC range. Its IOFF circuit actively disables outputs during power-down, blocking backflow current when VCC = 0 V.

Input voltage tolerance extends to 3.6 V regardless of VCC, enabling safe interfacing with higher-voltage logic. Propagation delay ranges from 0.9 ns (VCC = 3.6 V, CL = 5 pF) to 15.3 ns (VCC = 3.6 V, CL = 30 pF), with CPD fixed at 1.4 pF for dynamic power estimation.

Key Specifications

Parameter Value and Actual Design Meaning
VCC Range 0.8 V to 3.6 V - Enables single-supply operation across battery-powered, IoT, and multi-rail embedded systems.
ICC (max) 1.4 μA at -40 °C to +125 °C - Ensures negligible quiescent power in always-on sensor nodes and wearables.
tpd (typ) 2.3 ns at VCC = 3.3 V, CL = 5 pF - Supports >200 MHz toggle rates in high-speed control logic paths.
IOFF Leakage ±0.75 μA at VCC = 0 V - Prevents signal corruption and bus contention during partial system shutdown.
VIH/VIL Thresholds VIL ≤ 0.36 V, VIH ≥ 2.0 V at VCC = 3.3 V - Guarantees clean logic discrimination with TTL- and CMOS-level inputs.
ESD Rating HBM > 5000 V, CDM > 1000 V - Meets industrial handling requirements without additional protection circuitry.
Operating Temp -40 °C to +125 °C - Qualified for under-hood automotive modules, industrial PLC I/O, and telecom edge hardware.

Pinout & Package

XSON8 package (SOT1116): extremely thin small outline, no leads, 1.2 mm × 1.0 mm × 0.35 mm body, 8 terminals, wettable flank compatible.

Pin/Terminal Circuit Role Design Meaning
1 2B Second NAND gate input B - Accepts 0–3.6 V signals independent of VCC; Schmitt-triggered for noise rejection.
2 1Y First NAND gate open-drain output - Requires external pull-up; enables wired-OR bus sharing and level translation.
3 VCC Supply voltage input - Powers internal logic; IOFF circuit activates when VCC = 0 V to isolate outputs.
4 2A Second NAND gate input A - Electrically identical to 1A/1B/2B; fully symmetric dual-gate architecture.
5 2Y Second NAND gate open-drain output - Independent of 1Y; supports dual-bus or redundant signal routing.
6 1B First NAND gate input B - Tolerant to overvoltage; allows interfacing with 5 V logic when VCC = 3.3 V.
7 1A First NAND gate input A - Input hysteresis ≥ 0.3 V ensures reliable switching with noisy or slow edges.
8 GND Ground reference - Shared return path for all inputs, outputs, and supply; critical for ESD current discharge path.

Key Features

Feature Design Value
Wide VCC range 0.8 V to 3.6 V - Eliminates need for level shifters in multi-voltage SoC interfaces (e.g., 1.2 V core ↔ 3.3 V peripheral).
Schmitt-trigger inputs Hysteresis ≥ 0.3 V - Rejects <10 % VCC noise on I²C SDA/SCL lines and reset inputs without external RC filtering.
IOFF partial power-down Backflow current blocked at VCC = 0 V - Enables live insertion into powered backplanes and hot-pluggable modules.
Open-drain outputs Compatible with 3.6 V pull-ups - Supports bidirectional wired-AND bus topologies and I²C-compliant arbitration.
Ultra-low ICC ≤1.4 μA max at +125 °C - Extends battery life in coin-cell-powered BLE sensors and environmental monitors.

Applications

Industrial Sensor Hub I²C Bus Level Shifter

Use Scenario: Aggregating analog sensor data (temperature, humidity) in a compact industrial node powered by 1.8 V LDO.

IC Role / Device Role: Dual NAND gate implements debounced interrupt merging and I²C SDA line buffering.

Use Value: Open-drain outputs interface directly to 3.3 V master MCU; Schmitt inputs reject EMI from nearby motor drives.

Use Scenario: Connecting 1.8 V microcontroller GPIOs to a 3.3 V I²C EEPROM in an asset tracker.

IC Role / Device Role: Wired-OR logic enables bidirectional communication without direction control pins.

Use Value: Eliminates discrete MOSFET level shifters; IOFF prevents leakage when MCU is in deep sleep.

Automotive Body Control Module Low-Power Wearable Interface

Use Scenario: Managing door lock status and window position feedback in a BCM operating at 2.5 V.

IC Role / Device Role: NAND gates condition switch inputs and drive LED indicators via open-drain outputs.

Use Value: -40 °C to +125 °C rating ensures reliability near engine bay; <1 μA ICC reduces parasitic drain.

Use Scenario: Enabling touch-button wake-up and motion-sensor interrupt coalescing in a fitness band.

IC Role / Device Role: Dual gate performs OR logic on multiple sensor interrupts before waking the 0.9 V ARM Cortex-M0+.

Use Value: Sub-1 V operation extends runtime; tiny XSON8 footprint saves space on 12 mm × 12 mm flex PCB.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual open-drain NAND gate applications.

Alternative Part Technical Difference Application Difference Selection Advice
74LVC2G38GW,125 Higher ICC (max 4 μA), wider VCC (1.65–5.5 V), no Schmitt inputs Better suited for 5 V legacy systems; less noise-immune on slow-rising signals Select when interfacing with 5 V peripherals and noise environment is controlled.
SN74LVC2G38DCKR VCC range 1.65–5.5 V, standard CMOS inputs (no hysteresis), SOIC-8 package (2.95 mm × 2.8 mm) Larger footprint; lacks IOFF and sub-1 V operation; higher propagation delay (4.5 ns typ) Choose for prototyping on breadboards or where SOIC-8 hand-soldering is preferred.

Compared with 74LVC2G38GW,125 and SN74LVC2G38DCKR, the 74AUP2G38GN,115 delivers superior ultra-low-power performance below 1 V, essential for energy harvesting and coin-cell designs, while its Schmitt inputs and IOFF provide robustness unattainable in LVC-family alternatives.

Availability

74AUP2G38GN,115 is available at Aetrix Electronics and suitable for industrial sensor hubs, automotive body control modules, I²C bus level-shifting circuits, and low-power wearable interfaces requiring stable component supply across extended temperature ranges.

Supply support for 74AUP2G38GN,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable, and efficient logic, analog, and discrete components for automotive, industrial, and consumer applications.

The 74AUP (Advanced Ultra-low Power) product line targets battery-operated and energy-sensitive systems, emphasizing sub-1 V operation, nanoamp ICC, and robust IOFF functionality for modern embedded architectures.

FAQ

Can 74AUP2G38GN,115 be used as a level shifter between 1.2 V and 3.3 V domains?

Yes. Its inputs tolerate up to 3.6 V regardless of VCC, and open-drain outputs can be pulled up to 3.3 V while powered from 1.2 V. This enables bidirectional level shifting for I²C or GPIO signals without external transistors. The Schmitt-trigger inputs ensure clean transitions even with slow-rising 1.2 V signals.

Does 74AUP2G38GN,115 support hot-swap or live insertion?

Yes. Its IOFF circuit disables outputs and blocks backflow current when VCC = 0 V, allowing safe insertion into a powered bus. This feature is validated per JEDEC JESD78B Class II latch-up testing (>100 mA), making it suitable for modular industrial backplanes and field-replaceable compute cards.

What is the maximum capacitive load the outputs can drive reliably?

The device is characterized up to 30 pF load capacitance, with tpd increasing from 2.3 ns (5 pF) to 15.3 ns (30 pF) at VCC = 3.6 V. For reliable timing, keep total load (including trace and probe capacitance) ≤30 pF. Higher loads require external buffer stages or reduced clock frequency.

Is the XSON8 package (SOT1116) compatible with standard reflow profiles?

Yes. The 74AUP2G38GN,115 in SOT1116 meets IPC/JEDEC J-STD-020D moisture sensitivity level 1 (MSL-1), allowing unlimited floor life and compatibility with standard lead-free reflow profiles (peak 260 °C). Its 0.35 mm height and wettable flanks support automated optical inspection (AOI) and solder joint reliability.

74AUP2G38GN,115 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
*
Package/Case:
-
Packaging:
Bulk
Product Status:
Active
Logic Type:
-
Number of Circuits:
-
Number of Inputs:
-
Features:
-
Voltage - Supply:
-
Current - Quiescent (Max):
-
Current - Output High, Low:
-
Input Logic Level - Low:
-
Input Logic Level - High:
-
Max Propagation Delay @ V, Max CL:
-
Operating Temperature:
-
Grade:
-
Qualification:
-
Mounting Type:
-
Supplier Device Package:
-

74AUP2G38GN,115 FAQ

1.How can I place an order for 74AUP2G38GN,115 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G38GN,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G38GN,115 reliable?

The price and inventory of 74AUP2G38GN,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G38GN,115 is usually 5 days.

3.What payment methods are accepted for 74AUP2G38GN,115?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G38GN,115 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G38GN,115?

74AUP2G38GN,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G38GN,115 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G38GN,115?

For technical support, including 74AUP2G38GN,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G38GN,115 requirements.

6.How does Aetrix verify that 74AUP2G38GN,115 is sourced from the original manufacturer or authorized distributors?

All 74AUP2G38GN,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G38GN,115 meets industry standards.

7.What is the process for return or replacement of 74AUP2G38GN,115?

All 74AUP2G38GN,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G38GN,115, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G38GN,115 part is unused and in its original packaging.

Return procedure for 74AUP2G38GN,115:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74AUP2G38GN,115 Tags

  • 74AUP2G38GN,115
  • 74AUP2G38GN,115 PDF
  • 74AUP2G38GN,115 Datasheet
  • 74AUP2G38GN,115 Specifications
  • 74AUP2G38GN,115 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74AUP2G38GN,115
  • Buy 74AUP2G38GN,115
  • 74AUP2G38GN,115 Price
  • 74AUP2G38GN,115 Distributor
  • 74AUP2G38GN,115 Supplier
  • 74AUP2G38GN,115 Wholesale
Related Products
SN74LVC1G14DBVR
SN74LVC1G14DBVR

Texas Instruments

SN74LVC1G14DCKR
SN74LVC1G14DCKR

Texas Instruments

SN74AHC1G14DBVR
SN74AHC1G14DBVR

Texas Instruments

SN74LVC1G08DBVR
SN74LVC1G08DBVR

Texas Instruments

SN74LVC1G08DCKR
SN74LVC1G08DCKR

Texas Instruments

SN74LVC1G32DCKR
SN74LVC1G32DCKR

Texas Instruments

SN74LVC1G04DBVR
SN74LVC1G04DBVR

Texas Instruments

74LVC1G08GW,125
74LVC1G08GW,125

Nexperia USA Inc.

SN74LVC1G04DCKR
SN74LVC1G04DCKR

Texas Instruments

SN74AHC1G08DBVR
SN74AHC1G08DBVR

Texas Instruments

SN74LVC1G32DBVR
SN74LVC1G32DBVR

Texas Instruments

SN74AHCT1G08DBVR
SN74AHCT1G08DBVR

Texas Instruments

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER