Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters - Multi-Function, Configurable

NXP Semiconductors 74AUP2G58GFX

Name: 74AUP2G58GFX
Brand: NXP Semiconductors
SKU: 74AUP2G58GFX
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP2G58GFX

Manufacturer:: NXP Semiconductors

Category:: Gates and Inverters - Multi-Function, Configurable

Package:: 10-XFDFN

Datasheet:: 74AUP2G58GFX.pdf

Description:: MAJORITY LOGIC GATE, AUP/ULP/V S

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:95,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP2G58GFX from Nexperia is a dual configurable multiple-function logic gate with Schmitt-trigger inputs, enabling on-PCB selection of AND, OR, NAND, NOR, XOR, inverter, or buffer per gate via 3-bit configuration inputs. It operates from 0.8 V to 3.6 V, delivers ≤0.9 μA max ICC at 25 °C, supports partial power-down via IOFF, and is rated for −40 °C to +125 °C - used in low-power sensor interface and battery-powered control logic.

For engineers reviewing the 74AUP2G58GFX datasheet, 74AUP2G58GFX pinout, 74AUP2G58GFX application, or 74AUP2G58GFX equivalent, key selection criteria include its ultra-low static current, wide VCC range, Schmitt-trigger noise immunity, IOFF-enabled system-level power gating, and dual-gate configurability without external programming hardware.

Technical Context

This device implements two independent configurable gates, each accepting three configuration bits (nA/nB/nC) to select among seven logic functions. Each gate features Schmitt-trigger inputs with hysteresis (VH = 0.07–1.31 V depending on VCC), ensuring robust noise rejection in noisy environments.

The IOFF circuit actively disables outputs during power-down, limiting backflow current to ±0.75 μA at VCC = 0 V, and all inputs tolerate up to 3.6 V regardless of supply voltage - enabling mixed-voltage interfacing in partial-power-down systems.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	0.8 V to 3.6 V - supports direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains
ICC (max)	0.9 μA at 25 °C - enables multi-year operation in coin-cell-powered IoT nodes
IOFF Leakage	±0.75 μA at VCC = 0 V - prevents cross-conduction in hot-swappable or multi-rail subsystems
Propagation Delay	1.6 ns to 4.4 ns (VCC = 3.0–3.6 V, CL = 5 pF) - suitable for sub-100 MHz digital control timing
Input Hysteresis	VH = 0.79–1.31 V at VCC = 3.0 V - rejects >100 mV of high-frequency noise on slow-rising signals
Operating Temp	−40 °C to +125 °C - qualified for under-hood automotive body control and industrial PLC I/O modules
ESD Rating	HBM >5000 V, CDM >1000 V - withstands handling and board-level ESD events without shielding

Pinout & Package

74AUP2G58GFX is supplied in XQFN10 (SOT1160-1): 1.40 × 1.80 × 0.50 mm, no-lead, wettable flank package optimized for automated optical inspection and high-density PCB layouts.

Pin/Terminal	Circuit Role	Design Meaning
1A, 2A	Data input A for Gate 1 / Gate 2	Primary logic operand input; accepts 0–3.6 V regardless of VCC
1B, 2B	Data input B for Gate 1 / Gate 2	Secondary operand input; Schmitt-triggered for noise margin
1C, 2C	Configuration input C for Gate 1 / Gate 2	Third bit of 3-bit function code; ties to VCC/GND to set logic type
1Y, 2Y	Output for Gate 1 / Gate 2	CMOS-compatible output with IOFF disable; drives 5 pF load in <4.4 ns
VCC	Supply voltage	Single rail powers both gates and configuration logic; no separate IO supply needed
GND	Ground reference	Common return for all inputs, outputs, and internal logic; decoupling required within 2 mm

Key Features

Feature	Design Value
Dual independent configurable gates	Each gate independently programmed via local PCB traces - eliminates need for FPGA or microcontroller-based logic reconfiguration
Schmitt-trigger inputs with programmable hysteresis	Hysteresis scales with VCC (e.g., 1.31 V at 3.0 V); rejects burst noise on long PCB traces or mechanical switch inputs
IOFF partial power-down protection	Outputs enter high-Z state when VCC = 0 V; prevents backfeed into powered subsystems during firmware updates or sleep modes
Ultra-low ICC across full VCC range	≤1.4 μA max over −40 °C to +125 °C - enables always-on status monitoring without battery drain penalties
Mixed-voltage input tolerance	Inputs accept 0–3.6 V even at VCC = 0.8 V - simplifies level-shifting in heterogeneous voltage domain designs

Applications

Industrial Sensor Interface

Portable Medical Device Logic

Use Scenario: Interfacing analog sensor outputs (e.g., thermistor, pressure transducer) to a low-power MCU ADC input with debounced digital enable control.

IC Role / Device Role / Timing Role: Configured as Schmitt-trigger buffer with hysteresis to clean noisy sensor comparator outputs before MCU sampling.

Use Value: Eliminates external RC filtering and discrete logic; reduces BOM count by one IC while maintaining >100 mV noise margin.

Use Scenario: Managing button press detection and LED status feedback in a battery-powered pulse oximeter with strict 2 μA sleep budget.

IC Role / Device Role / Timing Role: Dual gate configured as NAND + inverter to generate synchronized wake-up strobe and LED drive enable from single tactile switch.

Use Value: Achieves <0.9 μA static current in sleep mode; IOFF prevents leakage path through LED driver during MCU deep-sleep.

Automotive Body Control Module

IoT Edge Node Signal Conditioning

Use Scenario: Debouncing door latch and seatbelt switch signals in a 12 V vehicle system using 3.3 V domain logic.

IC Role / Device Role / Timing Role: Configured as dual Schmitt-trigger inverters to reject EMI-induced glitches on long harness runs.

Use Value: Withstands 125 °C ambient and >5 kV HBM; eliminates need for external TVS + RC networks per switch input.

Use Scenario: Adapting legacy 5 V sensor outputs to a 1.8 V microcontroller in a smart agriculture node deployed outdoors.

IC Role / Device Role / Timing Role: Configured as level-translating buffer (input tolerant to 3.6 V, VCC = 1.8 V) with hysteresis for noisy field wiring.

Use Value: Provides bidirectional voltage translation without direction control pins; reduces layout area vs. discrete MOSFET solution.

Equivalent & Alternatives

The following parts are listed as comparable options for similar configurable logic gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G58DCUR	Higher ICC (10 μA typical), no IOFF, narrower VCC (1.65–5.5 V), no Schmitt inputs	Lacks partial power-down and noise immunity; requires external hysteresis for noisy sensors	Select only if higher speed (2.5 ns) and 5 V compatibility outweigh power/noise requirements
74AUP2G17GFX	Dual Schmitt-trigger buffer only (no configurability), same VCC/ICC/IOFF specs	Fixed function limits flexibility; cannot implement NAND/OR/XOR without additional gates	Choose when only buffering is needed and PCB space allows dedicated buffers per signal

Compared with SN74LVC2G58DCUR and 74AUP2G17GFX, the 74AUP2G58GFX uniquely combines ultra-low power, IOFF, Schmitt inputs, and per-gate configurability - making it optimal for space-constrained, battery-sensitive, and electrically noisy applications where logic function may vary across product variants.

Availability

74AUP2G58GFX is available at Aetrix Electronics and suitable for industrial sensor interface, portable medical device logic, automotive body control modules, and IoT edge node signal conditioning requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74AUP2G58GFX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and discrete components for automotive, industrial, and consumer markets.

The 74AUP (Advanced Ultra-low Power) product line targets battery-powered and energy-sensitive applications, emphasizing sub-μA static current, wide VCC operation, and robustness in harsh electrical environments.

FAQ

What logic functions can be implemented per gate?

Each gate supports seven configurations: AND, OR, NAND, NOR, XOR, inverter, and buffer - selected by hardwiring the three configuration inputs (nA/nB/nC) to VCC or GND. The function table in Section 7.1 of the datasheet defines exact pin states for each function, and no external clock or programming interface is required.

Does 74AUP2G58GFX support mixed-voltage operation between inputs and VCC?

Yes - inputs tolerate voltages from 0 V to 3.6 V regardless of VCC setting (0.8 V to 3.6 V). This allows direct connection of 3.3 V signals to a 1.2 V-powered device without level shifters, provided output loading remains within drive capability and VIH/VIL thresholds are met per Table 7.

How does the IOFF feature behave during power sequencing?

When VCC drops to 0 V, the IOFF circuit forces both outputs into high-impedance state within nanoseconds, limiting backflow current to ±0.75 μA. This protects downstream circuits during asymmetric power-down sequences - for example, when VCC is removed before host controller I/O lines go inactive.

Is the XQFN10 (SOT1160-1) package compatible with standard reflow profiles?

Yes - SOT1160-1 is qualified for IPC/JEDEC J-STD-020 moisture sensitivity level 1 and supports standard lead-free reflow profiles (peak 260 °C, 60 s above 217 °C). Its wettable flanks enable reliable automated optical inspection of solder joint quality on fine-pitch PCBs.

74AUP2G58GFX Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74AUP

Package/Case:: 10-XFDFN

Packaging:: Bulk

Product Status:: Active

Logic Type:: Configurable Multiple Function

Number of Circuits:: 2

Number of Inputs:: 3

Schmitt Trigger Input:: Yes

Output Type:: Single-Ended

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 10-XSON (1.7x1)

74AUP2G58GFX FAQ

1.How can I place an order for 74AUP2G58GFX through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP2G58GFX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP2G58GFX reliable?

The price and inventory of 74AUP2G58GFX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G58GFX is usually 5 days.

3.What payment methods are accepted for 74AUP2G58GFX?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G58GFX transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP2G58GFX?

74AUP2G58GFX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP2G58GFX order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP2G58GFX?

For technical support, including 74AUP2G58GFX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G58GFX requirements.

6.How does Aetrix verify that 74AUP2G58GFX is sourced from the original manufacturer or authorized distributors?

All 74AUP2G58GFX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G58GFX meets industry standards.

7.What is the process for return or replacement of 74AUP2G58GFX?

All 74AUP2G58GFX units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G58GFX, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP2G58GFX part is unused and in its original packaging.

Return procedure for 74AUP2G58GFX:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…