My Inquiry
My Account
Nexperia USA Inc. 74AUP2G80GN,115
- Part No.:
- 74AUP2G80GN,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Flip Flops
- Package:
- 8-XFDFN
- Datasheet:
-
74AUP2G80GN,115.pdf
- Description:
- IC FF D-TYPE DUAL 1BIT 8XSON
- Quantity:
- Payment:
- Shipping:
Inventory:30,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP2G80GN,115 from Nexperia is a low-power dual positive-edge-triggered D-type flip-flop in an XSON8 (SOT1116) package with 8 terminals, operating across 0.8 V to 3.6 V supply voltage, featuring Schmitt-trigger inputs for noise immunity and IOFF circuitry enabling partial power-down mode. It delivers 1.4 μA max ICC at −40 °C to +125 °C and supports up to 510 MHz operation at 3.3 V with 5 pF load, used in battery-powered sensor interfaces and low-voltage logic synchronization.
For engineers reviewing the 74AUP2G80GN,115 datasheet, 74AUP2G80GN,115 pinout, 74AUP2G80GN,115 application, or 74AUP2G80GN,115 equivalent, key selection criteria include its ultra-low static current, wide VCC range compatibility, IOFF-enabled power gating, and guaranteed timing performance across industrial temperature extremes.
Technical Context
This device implements two independent D-type latches synchronized to the LOW-to-HIGH clock transition, requiring stable D input one setup time prior to clock edge. Each flip-flop features Schmitt-trigger inputs that tolerate slow signal edges across the full 0.8 V–3.6 V VCC range, eliminating external hysteresis components.
The IOFF circuit disables outputs when VCC = 0 V, blocking backflow current during partial system power-down. Static and dynamic power consumption are minimized via optimized CMOS design, with CPD = 2.9 pF at 3.3 V and propagation delay as low as 1.0 ns at VCC = 3.3 V with 5 pF load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - enables direct interfacing with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters |
| Max ICC (−40 °C to +125 °C) | 1.4 μA - ensures negligible quiescent current in always-on battery-backed subsystems |
| fmax @ VCC = 3.3 V, CL = 5 pF | 510 MHz - supports high-speed sampling and clock-domain crossing in portable instrumentation |
| tsu(H) @ VCC = 3.3 V | 0.4 ns - allows tight timing margins in high-frequency synchronous designs |
| IOFF Leakage @ VCC = 0 V | ±0.75 μA - prevents damaging back-current flow during mixed-supply sequencing |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive, industrial motor control, and outdoor IoT nodes |
| ESD Rating (HBM) | 5000 V - reduces need for external ESD protection in handheld and field-deployable equipment |
Pinout & Package
XSON8 package (SOT1116): extremely thin small outline, no leads, 1.2 mm × 1.0 mm × 0.35 mm body, 8-terminal surface-mount with terminal 1 index located below marking code in lower-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5 | 1CP, 2CP | Independent clock inputs for each D-flip-flop; trigger on LOW-to-HIGH transition only |
| 2, 6 | 1D, 2D | Data inputs sampled at active clock edge; Schmitt-triggered for robust noise rejection |
| 3, 7 | 2Q, 1Q | Complementary Q outputs - non-inverting; drive loads up to ±4 mA at 3.0 V |
| 4 | GND | Ground reference (0 V); must be low-impedance for stable switching and EMI control |
| 8 | VCC | Primary supply rail; powers internal logic and output buffers; supports IOFF when driven to 0 V |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low static power | ICC ≤ 1.4 μA over full temperature range - extends battery life in energy-constrained edge nodes |
| IOFF partial power-down | Outputs disabled with VCC = 0 V; leakage ≤ ±0.75 μA - enables safe hot-insertion and power sequencing |
| Schmitt-trigger inputs | Hysteresis ≥ 0.3×VCC across 0.8–3.6 V - eliminates false triggering from noisy PCB traces or slow MCU GPIOs |
| Wide VCC compatibility | Operates from 0.8 V (sub-threshold logic) to 3.6 V (legacy 3.3 V systems) - simplifies multi-rail BOM consolidation |
| High ESD robustness | HBM > 5000 V, CDM > 1000 V - reduces field failure risk in unshielded assembly and test environments |
Applications
| Industrial Sensor Interface | Low-Power Wearable Controller |
|---|---|
Use Scenario: Synchronizing asynchronous analog sensor interrupts into a 1.8 V microcontroller domain with precise edge alignment. IC Role / Device Role / Timing Role: Dual D-flip-flop acts as metastability-hardened synchronizer for two independent sensor alert lines. Use Value: Eliminates need for discrete RC filters or larger logic families; maintains <1.0 ns jitter margin at 10 MHz sampling rate. |
Use Scenario: Latching motion-detection pulses from an ultra-low-power accelerometer before waking a 0.9 V ARM Cortex-M0+ core. IC Role / Device Role / Timing Role: Edge-triggered storage element holding wake-event state until processor initialization completes. Use Value: Draws only 0.9 μA typical at 0.9 V, enabling >1-year coin-cell operation in standby with event-driven wake-up. |
| Automotive Body Control Module | IoT Gateway Signal Conditioning |
Use Scenario: Debouncing and synchronizing door-lock switch inputs across varying harness lengths and EMI conditions in cabin electronics. IC Role / Device Role / Timing Role: Dual flip-flop provides glitch-free, temperature-stable edge detection with built-in hysteresis. Use Value: Meets AEC-Q100 Grade 1 (−40 °C to +125 °C) without external filtering; reduces PCB area by 40% vs. discrete solutions. |
Use Scenario: Aligning RS-485 transceiver enable signals with UART frame boundaries in a 2.5 V industrial gateway. IC Role / Device Role / Timing Role: Positive-edge triggered latch ensures clean, skew-controlled activation of half-duplex bus drivers. Use Value: Propagation delay variation <0.3 ns over temperature ensures deterministic bus turnaround timing at 2 Mbps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual D-type flip-flop applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G74DCUR | Higher ICC (10 μA typ), narrower VCC (1.65–5.5 V), no IOFF, no Schmitt inputs | Lacks partial power-down support and noise immunity; requires external filtering in noisy environments | Select when interfacing exclusively with 3.3 V/5 V systems and lowest cost is primary driver |
| 74AUP2G74GN,115 | Same family, but dual D-latch (transparent) instead of edge-triggered flip-flop; identical package and VCC range | Not suitable for clock-synchronized data capture; used where gated transparency is required | Choose only if application demands transparent latch behavior-not functional replacement for 74AUP2G80GN |
Compared with SN74LVC2G74DCUR, 74AUP2G80GN,115 offers 14× lower static current and integrated noise immunity, while 74AUP2G74GN,115 shares footprint and supply but serves fundamentally different timing functions-making it unsuitable as a drop-in substitute.
Availability
74AUP2G80GN,115 is available at Aetrix Electronics and suitable for battery-powered wearables, automotive body electronics, and industrial sensor nodes requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 74AUP2G80GN,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions, serving automotive, industrial, and consumer markets with AEC-Q100-qualified components.
The 74AUP (Advanced Ultra-low Power) logic family targets energy-sensitive applications demanding sub-μA static current, wide voltage operation, and robust ESD performance-designed specifically for portable, automotive, and always-on embedded systems.
FAQ
Does 74AUP2G80GN,115 support true bidirectional I/O or bus-hold functionality?
No. The 74AUP2G80GN,115 is a unidirectional dual D-type flip-flop with dedicated input (D, CP) and output (Q) pins. It does not implement bus-hold, weak pull-up/down, or direction control. Outputs are push-pull CMOS with standard drive strength (±4 mA at 3.0 V), and inputs are Schmitt-triggered but not configurable as I/O ports.
Can the IOFF feature be used with VCC ramped to intermediate voltages like 0.5 V?
No. IOFF activates only when VCC = 0 V. At intermediate voltages (e.g., 0.5 V), the device is not fully powered down and may exhibit undefined output states or increased leakage. The IOFF specification explicitly defines operation only at VCC = 0 V, with VI/VO tolerance up to 3.6 V during that condition.
What is the maximum capacitive load the outputs can drive while maintaining timing specifications?
Timing parameters (tpd, tsu, th) are characterized up to CL = 30 pF per output. Beyond 30 pF, propagation delay increases nonlinearly-e.g., tpd rises from 1.0 ns (5 pF) to 8.3 ns (30 pF) at VCC = 3.3 V. For loads >30 pF, external buffering or slew-rate limiting is recommended to maintain setup/hold margins.
Is the 74AUP2G80GN,115 pin-compatible with other 74AUP2Gxx devices in XSON8 packages?
No. Pin mapping differs significantly across the 74AUP2Gxx series. For example, 74AUP2G74GN uses pins 1/2/3/4 for 1D/1CP/1Q/GND, whereas 74AUP2G80GN assigns pins 1/2/3/4 to 1CP/1D/2Q/GND. Always verify pinout per datasheet-no cross-compatibility exists within the XSON8 74AUP2Gxx family.
74AUP2G80GN,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AUP
- Package/Case:
- 8-XFDFN
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Standard
- Type:
- D-Type
- Output Type:
- Inverted
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Clock Frequency:
- 309 MHz
- Max Propagation Delay @ V, Max CL:
- 6.4ns @ 3.3V, 30pF
- Trigger Type:
- Positive Edge
- Current - Output High, Low:
- 4mA, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Current - Quiescent (Iq):
- 500 nA
- Input Capacitance:
- 0.6 pF
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-XSON (1.2x1)
74AUP2G80GN,115 FAQ
1.How can I place an order for 74AUP2G80GN,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP2G80GN,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP2G80GN,115 reliable?
The price and inventory of 74AUP2G80GN,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP2G80GN,115 is usually 5 days.
3.What payment methods are accepted for 74AUP2G80GN,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP2G80GN,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP2G80GN,115?
74AUP2G80GN,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP2G80GN,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP2G80GN,115?
For technical support, including 74AUP2G80GN,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP2G80GN,115 requirements.
6.How does Aetrix verify that 74AUP2G80GN,115 is sourced from the original manufacturer or authorized distributors?
All 74AUP2G80GN,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP2G80GN,115 meets industry standards.
7.What is the process for return or replacement of 74AUP2G80GN,115?
All 74AUP2G80GN,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP2G80GN,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP2G80GN,115 part is unused and in its original packaging.
Return procedure for 74AUP2G80GN,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP2G80GN,115 Tags
-
SN74HC74DR
Texas Instruments
-
SN74HC74PWR
Texas Instruments
-
74LVC1G74GT,115
Nexperia USA Inc.
-
SN74LVC2G74DCUR
Texas Instruments
-
CD4013BM96
Texas Instruments
-
SN74HCT273PWR
Texas Instruments
-
SN74LVC1G74DCUR
Texas Instruments
-
SN74HC574DWR
Texas Instruments
-
74LVC1G74DC,125
Nexperia USA Inc.
-
SN74HC273DWR
Texas Instruments
-
SN74HCT574DWR
Texas Instruments
-
SN74LVC1G74DCTR
Texas Instruments
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
