My Inquiry
My Account
NXP Semiconductors 74AUP3G04GM,125
- Part No.:
- 74AUP3G04GM,125
- Manufacturer:
- NXP Semiconductors
- Category:
- Gates and Inverters
- Package:
- 8-XFQFN Exposed Pad
- Datasheet:
-
74AUP3G04GM,125.pdf
- Description:
- IC INVERTER 3CH 3-INP 8XQFN
- Quantity:
- Payment:
- Shipping:
Inventory:39,273
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP3G04GM,125 from Nexperia is a low-power triple inverter IC with Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply voltage, delivering <0.9 μA max static ICC, 1.1 ns min propagation delay at 3.6 V, and IOFF-enabled partial power-down protection. It serves as a noise-immune signal conditioning and level-shifting buffer in battery-powered sensor interfaces and portable logic subsystems.
For engineers reviewing the 74AUP3G04GM,125 datasheet, 74AUP3G04GM,125 pinout, 74AUP3G04GM,125 application, or 74AUP3G04GM,125 equivalent, key selection criteria include its ultra-low ICC across full VCC range, guaranteed Schmitt-trigger hysteresis for slow-edge tolerance, IOFF leakage <±0.75 μA at VCC = 0 V, and XQFN8 (SOT902-2) package compatibility with high-density PCB layouts.
Technical Context
This device implements three independent inverting buffers with Schmitt-trigger input thresholds-VIH ≥ 0.65VCC and VIL ≤ 0.35VCC across 0.9–1.95 V VCC-to reject noise on slow-rising signals. Each gate drives up to ±4 mA output current while maintaining VOL ≤ 0.45 V and VOH ≥ 2.3 V at VCC = 3.0 V.
The IOFF circuit actively disables outputs during power-down, limiting backflow current to ±0.75 μA when VCC = 0 V and any I/O biased to 0–3.6 V. Dynamic performance is characterized by CPD = 4.0 pF at 3.6 V, enabling precise dynamic power estimation via PD = CPD × VCC² × fi × N.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - supports single-supply operation across multiple logic families (1.2 V, 1.8 V, 2.5 V, 3.3 V rails) |
| Max Static Supply Current | 0.9 μA at −40 °C to +125 °C - enables multi-year battery life in always-on IoT endpoints |
| Propagation Delay | 1.1 ns (min) at VCC = 3.6 V, CL = 5 pF - ensures timing integrity in high-speed control loops |
| IOFF Leakage Current | ±0.75 μA at VCC = 0 V - prevents damaging back-current during hot-swap or partial system shutdown |
| Input Hysteresis | Typical ΔV = 0.2VCC - rejects >100 mV of noise on slow edges (Δt/ΔV ≤ 200 ns/V) |
| ESD Robustness | HBM >5000 V, CDM >1000 V - survives handling and board-level ESD events without shielding |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive modules and industrial edge controllers |
Pinout & Package
XQFN8 package (SOT902-2): plastic ultra-thin quad flat no-lead, 1.4 × 1.2 × 0.45 mm body, 0.4 mm pitch, wettable flank terminals for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1A (Input) | Inverter 1 data input - accepts 0–3.6 V regardless of VCC; Schmitt-triggered |
| 2 | 2Y (Output) | Inverter 2 data output - drives loads up to ±4 mA with rail-to-rail swing |
| 3 | 3A (Input) | Inverter 3 data input - electrically isolated from other inputs; same VIH/VIL thresholds |
| 4 | GND | Digital ground reference - must be low-impedance return path for all three gates |
| 5 | 2A (Input) | Inverter 2 data input - shares same noise immunity and voltage tolerance as 1A/3A |
| 6 | 3Y (Output) | Inverter 3 data output - independently buffered; no crosstalk with 1Y/2Y |
| 7 | 1Y (Output) | Inverter 1 data output - active-drive capability maintained down to 0.8 V VCC |
| 8 | VCC | Positive supply - powers all three inverters; IOFF activates automatically when VCC = 0 V |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range support | Operates from 0.8 V (ultra-low-power MCU I/O) to 3.6 V (legacy 3.3 V systems) without level shifters |
| Schmitt-trigger inputs | Guaranteed hysteresis across full temperature and voltage range eliminates contact bounce and EMI-induced glitches |
| IOFF partial power-down | Outputs enter high-Z state with sub-μA leakage when VCC is removed - essential for hot-pluggable modules |
| Low-noise switching | Overshoot/undershoot <10% of VCC - reduces EMI in RF-sensitive medical and wireless sensor nodes |
| JEDEC-compliant interface | Fully compliant with JESD8-12 through JESD8-B - interoperable with JEDEC-standard voltage domains |
Applications
| Industrial Sensor Interface | Portable Medical Device Logic |
|---|---|
|
Use Scenario: Signal conditioning for analog sensor outputs digitized by low-voltage SAR ADCs in battery-powered condition monitoring units. IC Role / Device Role / Timing Role: Inverter-based hysteresis generator and level shifter between 1.2 V sensor domain and 1.8 V microcontroller I/O. Use Value: Eliminates external RC hysteresis networks and discrete level translators, reducing BOM count and layout area by 3 components per channel. |
Use Scenario: Debouncing tactile buttons and controlling LED indicators in handheld diagnostic tools with strict power budgets. IC Role / Device Role / Timing Role: Input debouncer and output driver with IOFF isolation during sleep mode transitions. Use Value: Enables true zero-power button wake-up with <0.75 μA IOFF leakage - extends coin-cell battery life beyond 5 years. |
| Automotive Body Control Module | IoT Edge Node Signal Routing |
|
Use Scenario: Isolating and inverting wake-up signals from LIN transceivers to microcontroller interrupt pins in under-hood ECUs. IC Role / Device Role / Timing Role: Noise-immune signal conditioner with −40 °C to +125 °C operation and robust ESD protection. Use Value: Replaces discrete resistor-Schmitt solutions, improving EMC test margin by 8 dB and reducing thermal drift sensitivity. |
Use Scenario: Managing GPIO direction and polarity inversion between heterogeneous SoCs and peripheral sensors in LPWAN gateways. IC Role / Device Role / Timing Role: Voltage-tolerant logic translator and signal inverter with minimal propagation skew (<0.3 ns variation). Use Value: Supports mixed-voltage design without dedicated level-shifters - cuts routing complexity and layer count in 4-layer PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC3G04GW,125 | Higher ICC (max 4 μA), no Schmitt inputs, 1.65–5.5 V VCC range | Lacks slow-edge tolerance; unsuitable for noisy mechanical switch inputs or long traces | Select only if higher drive strength (±24 mA) and 5 V compatibility outweigh noise immunity needs |
| SN74AUP3G04DCUR | Same core specs but VSSOP8 (SOT765-1) package - 2.3 mm body width, gull-wing leads | Requires larger PCB footprint and reflow profile adjustment vs. XQFN8's 1.4 × 1.2 mm body | Prefer for prototyping or manual assembly where XQFN8 rework is impractical |
Compared with 74LVC3G04GW,125 and SN74AUP3G04DCUR, the 74AUP3G04GM,125 uniquely combines sub-μA static power, Schmitt-trigger noise rejection, and ultra-compact XQFN8 packaging - making it optimal for space-constrained, battery-critical, and EMI-hostile deployments.
Availability
74AUP3G04GM,125 is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable medical devices, automotive body control modules, and IoT edge node signal routing requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AUP3G04GM,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions, serving automotive, industrial, and consumer markets with ISO/TS 16949-certified manufacturing.
The 74AUP (Advanced Ultra-low Power) product line delivers sub-μA static power logic ICs optimized for battery-powered and energy-harvesting applications where quiescent current and voltage flexibility are critical design constraints.
FAQ
Does 74AUP3G04GM,125 support true bidirectional signal translation?
No. It is a unidirectional inverter-only device with fixed input→output signal flow. While inputs tolerate voltages up to 3.6 V irrespective of VCC, outputs cannot drive higher-voltage domains without external clamping or level-shifting circuitry. Its IOFF feature isolates outputs during power-down but does not enable reverse signal propagation.
Can 74AUP3G04GM,125 operate reliably at 0.85 V VCC?
Yes. The datasheet guarantees full functionality-including VIH ≥ 0.70VCC, VIL ≤ 0.30VCC, tPD ≤ 16 ns (CL = 5 pF), and ICC ≤ 0.9 μA-at 0.8 V to 3.6 V. At 0.85 V, propagation delay remains ≤15.2 ns and input hysteresis stays ≥0.17 V, meeting requirements for ultra-low-voltage energy-harvesting systems.
What is the maximum capacitive load this device can drive without signal degradation?
The device is characterized up to 30 pF load capacitance, with tPD increasing predictably (e.g., 2.9 ns at 3.6 V, CL = 30 pF). Driving >30 pF may cause excessive rise/fall times or overshoot; for >50 pF loads, add series termination or use a buffer stage. Output drive strength remains ±4 mA up to CL = 50 pF, but timing margins degrade beyond datasheet limits.
Is the XQFN8 (SOT902-2) package RoHS and REACH compliant?
Yes. Nexperia confirms the 74AUP3G04GM,125 in SOT902-2 packaging meets RoHS Directive 2011/65/EU (Pb-free, Cd <100 ppm, etc.) and REACH SVHC thresholds. Full compliance documentation-including substance declarations and test reports-is available via Nexperia's Product Change Notification portal upon request.
74AUP3G04GM,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74AUP
- Package/Case:
- 8-XFQFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Inverter
- Number of Circuits:
- 3
- Number of Inputs:
- 3
- Features:
- -
- Voltage - Supply:
- 0.8V ~ 3.6V
- Current - Quiescent (Max):
- 500 nA
- Current - Output High, Low:
- 4mA, 4mA
- Input Logic Level - Low:
- 0.7V ~ 0.9V
- Input Logic Level - High:
- 1.6V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 5.4ns @ 3.3V, 30pF
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-XQFN (1.6x1.6)
74AUP3G04GM,125 FAQ
1.How can I place an order for 74AUP3G04GM,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP3G04GM,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP3G04GM,125 reliable?
The price and inventory of 74AUP3G04GM,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP3G04GM,125 is usually 5 days.
3.What payment methods are accepted for 74AUP3G04GM,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP3G04GM,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP3G04GM,125?
74AUP3G04GM,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP3G04GM,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP3G04GM,125?
For technical support, including 74AUP3G04GM,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP3G04GM,125 requirements.
6.How does Aetrix verify that 74AUP3G04GM,125 is sourced from the original manufacturer or authorized distributors?
All 74AUP3G04GM,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP3G04GM,125 meets industry standards.
7.What is the process for return or replacement of 74AUP3G04GM,125?
All 74AUP3G04GM,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP3G04GM,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP3G04GM,125 part is unused and in its original packaging.
Return procedure for 74AUP3G04GM,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP3G04GM,125 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
