My Inquiry
My Account
NXP Semiconductors 74AUP3G07GM,125
- Part No.:
- 74AUP3G07GM,125
- Manufacturer:
- NXP Semiconductors
- Package:
- 8-XFQFN Exposed Pad
- Datasheet:
-
74AUP3G07GM,125.pdf
- Description:
- IC BUFFER NON-INVERT 3.6V 8XQFN
- Quantity:
- Payment:
- Shipping:
Inventory:5,733
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AUP3G07GM,125 from Nexperia is a low-power triple non-inverting buffer with open-drain outputs, designed for level-shifting and wired-logic interfacing in battery-powered and space-constrained systems. It operates across 0.8 V to 3.6 V supply, features Schmitt-trigger inputs for noise immunity, IOFF partial power-down protection, and delivers <0.9 μA max ICC at -40 °C to +125 °C - enabling use in I²C bus extensions, GPIO expanders, and voltage-level translation between mixed-supply domains.
For engineers reviewing the 74AUP3G07GM,125 datasheet, 74AUP3G07GM,125 pinout, 74AUP3G07GM,125 application, or 74AUP3G07GM,125 equivalent, key selection criteria include open-drain output drive capability (4 mA @ 3.0 V), ultra-low static current, IOFF-enabled hot-swap compatibility, and guaranteed operation over extended industrial temperature range (-40 °C to +125 °C).
Technical Context
The 74AUP3G07GM,125 implements three independent non-inverting buffers, each with an open-drain output stage that supports active-LOW wired-OR and active-HIGH wired-AND configurations when connected to shared pull-up networks. Its Schmitt-trigger inputs ensure robust signal integrity with input rise/fall times up to 200 ns/V across the full 0.8 V–3.6 V VCC range.
IOFF circuitry actively disables outputs during power-down, blocking backflow current when VCC = 0 V while inputs/outputs remain biased up to 3.6 V. Static and dynamic power consumption are minimized via optimized CMOS design, achieving typical CPD of 0.7–1.2 pF and propagation delays as low as 0.9 ns (VCC = 3.6 V, CL = 5 pF).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.8 V to 3.6 V - enables direct interface with 0.9 V, 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Max Supply Current (ICC) | 0.9 μA at -40 °C to +125 °C - ensures negligible quiescent drain in always-on sensor nodes and wearables. |
| Output Drive (VOL) | ≤0.50 V at IO = 4.0 mA, VCC = 3.0 V - guarantees reliable LOW-state assertion into standard 3.3 V pull-ups (e.g., 10 kΩ yields <5 mV drop). |
| Propagation Delay | 1.1 ns to 3.6 ns (VCC = 3.0–3.6 V, CL = 5–30 pF) - supports >200 MHz toggle rates in timing-critical control paths. |
| Input Voltage Tolerance | Inputs accept up to 3.6 V regardless of VCC - allows safe interfacing with higher-voltage peripherals without clamping diodes. |
| IOFF Leakage | ±0.75 μA at VCC = 0 V - prevents cross-current and data corruption during partial system power-down sequences. |
Pinout & Package
XQFN8 package (SOT902-2): plastic ultra-thin quad flat no-lead; 8 terminals; body 1.6 × 1.6 × 0.55 mm; wettable flanks; lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1A | Input of first buffer - accepts 0 V to 3.6 V; Schmitt-triggered for noise rejection. |
| 2 | 2A | Input of second buffer - electrically isolated; identical AC/DC specs to Pin 1. |
| 3 | 3A | Input of third buffer - supports independent signal conditioning per channel. |
| 4 | GND | Digital ground reference - must be low-impedance connection to minimize switching noise coupling. |
| 5 | 3Y | Open-drain output of third buffer - requires external pull-up; sinks up to 4 mA. |
| 6 | 2Y | Open-drain output of second buffer - compatible with wired-OR bus topologies. |
| 7 | 1Y | Open-drain output of first buffer - shares same electrical characteristics as Pins 5 and 6. |
| 8 | VCC | Supply voltage input - bypassing with 100 nF ceramic capacitor near pin is mandatory for stability. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low static power | 0.9 μA max ICC enables multi-year battery life in IoT endpoint devices. |
| IOFF partial power-down | Blocks damaging backflow current when VCC = 0 V, supporting hot-plug and power-gating architectures. |
| Schmitt-trigger inputs | Input hysteresis rejects noise on slow-rising signals (e.g., mechanical switch debouncing, long traces). |
| Wide VCC compatibility | Single device replaces multiple voltage-specific buffers, reducing BOM count and layout complexity. |
| ESD robustness | HBM >5000 V and CDM >1000 V protect against handling damage in automated assembly lines. |
Applications
| I²C Bus Extension | GPIO Expansion Interface |
|---|---|
Use Scenario: Extending I²C SDA/SCL lines across PCB sections with different supply domains (e.g., 1.8 V MCU to 3.3 V sensor cluster). IC Role / Device Role / Timing Role: Acts as bidirectional open-drain repeater; buffers and isolates segments while preserving timing margins. Use Value: Enables reliable communication without voltage translators; supports >400 kHz standard-mode I²C due to sub-4 ns propagation delay. | Use Scenario: Adding three configurable open-drain outputs to a microcontroller with limited GPIO count and no native open-drain mode. IC Role / Device Role / Timing Role: Provides dedicated, low-leakage output drivers for driving LEDs, MOSFET gates, or interrupt lines. Use Value: Eliminates need for discrete FETs or pull-up resistors per line; IOFF prevents contention during MCU reset. |
| Voltage-Level Translation | Wired-Logic Control Bus |
Use Scenario: Translating 1.2 V logic outputs to 3.3 V-compatible signals for legacy peripherals. IC Role / Device Role / Timing Role: Functions as unidirectional level shifter using external pull-up on output side. Use Value: Achieves rail-to-rail translation with <0.5 V VOL at 4 mA sink, ensuring valid LOW recognition by 3.3 V receivers. | Use Scenario: Implementing a shared interrupt bus where multiple sensors assert a common line using open-drain outputs. IC Role / Device Role / Timing Role: Buffers and aggregates interrupt signals while maintaining wired-OR logic behavior. Use Value: Reduces routing congestion; Schmitt inputs prevent chatter from noisy sensor edges; IOFF avoids bus contention during power sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC3G07GM,125 | Higher ICC (max 40 μA), no IOFF, 1.65–5.5 V VCC range | Not suitable for partial power-down or sub-1.65 V operation | Select when higher drive strength (8 mA) and 5 V tolerance are required, and power-down isolation is unnecessary. |
| SN74AUP3G07DCUR | VSSOP8 package (SOT765-1), same electrical specs, 2.3 mm body width | Requires larger PCB footprint; no wettable flanks for automated optical inspection | Select when board assembly uses traditional gull-wing leads and reflow profile favors VSSOP. |
Compared with 74LVC3G07GM,125 and SN74AUP3G07DCUR, the 74AUP3G07GM,125 uniquely combines ultra-low ICC (<0.9 μA), IOFF, and XQFN8 compactness - making it optimal for energy-sensitive, space-constrained, and hot-swap-capable designs where leakage and layout area are critical.
Availability
74AUP3G07GM,125 is available at Aetrix Electronics and suitable for I²C extension, GPIO expansion, voltage-level translation, and wired-logic control bus applications requiring stable component supply across automotive infotainment, industrial PLC modules, and portable medical devices.
Supply support for 74AUP3G07GM,125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions with emphasis on efficiency, reliability, and miniaturization.
The 74AUP series targets ultra-low-power digital interfacing in portable, battery-operated, and thermally constrained systems - prioritizing nanowatt static consumption, wide VCC flexibility, and robust ESD performance.
FAQ
What is the maximum output sink current specification for the 74AUP3G07GM,125?
The 74AUP3G07GM,125 is rated for a maximum output sink current (IO) of 20 mA under absolute limiting conditions, but its recommended operating condition specifies ≤4.0 mA at VCC = 3.0 V to maintain VOL ≤ 0.45 V. This 4 mA rating ensures reliable LOW-level assertion into standard pull-up networks while preserving timing and noise margin - consistent with I²C and SMBus interface requirements. The 74AUP3G07GM,125 datasheet defines this as the functional drive limit for sustained operation.
Does the 74AUP3G07GM,125 support true bidirectional level shifting like a dedicated translator IC?
No, the 74AUP3G07GM,125 is a unidirectional buffer with open-drain outputs and does not provide automatic direction sensing or dual-supply operation required for true bidirectional level shifting. It can be used in one-directional level translation (e.g., 1.2 V → 3.3 V) by placing the pull-up resistor on the higher-voltage side, but cannot replace ICs like TXB0104 or ADG3304. The 74AUP3G07GM,125 functions strictly as a driver, not a translator - its inputs are referenced to VCC, and outputs lack internal voltage regulation.
Can the 74AUP3G07GM,125 be operated at 0.7 V supply voltage?
No, the 74AUP3G07GM,125 is not characterized or guaranteed below 0.8 V supply voltage. The datasheet specifies a minimum recommended VCC of 0.8 V, and static/dynamic parameters (VIH/VIL, tpd, ICC) are only validated within 0.8 V–3.6 V. Operation at 0.7 V may result in undefined logic states, excessive propagation delay, or failure to meet Schmitt-trigger thresholds - the 74AUP3G07GM,125 must be used within its published operating range to ensure functional correctness.
How does the IOFF feature of the 74AUP3G07GM,125 behave when VCC is ramping during power-up?
The IOFF circuitry in the 74AUP3G07GM,125 activates automatically when VCC falls below ~0.2 V and remains engaged until VCC exceeds the turn-on threshold (~0.5 V). During power-up, outputs stay in high-impedance state until VCC stabilizes above the functional minimum (0.8 V), preventing glitch-induced bus contention. This behavior is intrinsic to the 74AUP3G07GM,125's design and requires no external enable signal - IOFF is fully integrated and transparent to system firmware.
Is the 74AUP3G07GM,125 pin-compatible with other members of the 74AUP3Gxx family such as the 74AUP3G14 or 74AUP3G74?
No, the 74AUP3G07GM,125 is not pin-compatible with 74AUP3G14 (Schmitt-trigger inverter) or 74AUP3G74 (dual D-type flip-flop) - although all share the same XQFN8 (SOT902-2) package outline, their pin assignments differ fundamentally. The 74AUP3G07GM,125 has inputs on Pins 1–3 and outputs on Pins 5–7, whereas 74AUP3G14 assigns inverted outputs to Pins 5–7 and 74AUP3G74 allocates clock/data/set/reset pins differently. Always verify pin mapping per device; the 74AUP3G07GM,125 requires its specific functional layout.
74AUP3G07GM,125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74AUP
- Package/Case:
- 8-XFQFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 3
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Open Drain
- Current - Output High, Low:
- -, 4mA
- Voltage - Supply:
- 0.8V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-XQFN (1.6x1.6)
74AUP3G07GM,125 FAQ
1.How can I place an order for 74AUP3G07GM,125 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AUP3G07GM,125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AUP3G07GM,125 reliable?
The price and inventory of 74AUP3G07GM,125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP3G07GM,125 is usually 5 days.
3.What payment methods are accepted for 74AUP3G07GM,125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP3G07GM,125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AUP3G07GM,125?
74AUP3G07GM,125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AUP3G07GM,125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AUP3G07GM,125?
For technical support, including 74AUP3G07GM,125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP3G07GM,125 requirements.
6.How does Aetrix verify that 74AUP3G07GM,125 is sourced from the original manufacturer or authorized distributors?
All 74AUP3G07GM,125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP3G07GM,125 meets industry standards.
7.What is the process for return or replacement of 74AUP3G07GM,125?
All 74AUP3G07GM,125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP3G07GM,125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AUP3G07GM,125 part is unused and in its original packaging.
Return procedure for 74AUP3G07GM,125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AUP3G07GM,125 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
