Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

NXP Semiconductors 74AUP3G34GNX

Name: 74AUP3G34GNX
Brand: NXP Semiconductors
SKU: 74AUP3G34GNX
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AUP3G34GNX

Manufacturer:: NXP Semiconductors

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 8-XFDFN

Datasheet:: 74AUP3G34GNX.pdf

Description:: IC BUFFER NON-INVERT 3.6V 8XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:95,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AUP3G34GNX from Nexperia is a low-power triple buffer IC with Schmitt-trigger inputs, operating across 0.8 V to 3.6 V supply range, delivering ultra-low ICC ≤ 1.4 μA (max at −40 °C to +125 °C), IOFF-enabled partial power-down protection, and propagation delay as low as 1.0 ns (VCC = 3.0–3.6 V, CL = 5 pF). It serves as a noise-immune signal conditioner in battery-powered sensor interfaces and I/O expansion circuits.

For engineers reviewing the 74AUP3G34GNX datasheet, 74AUP3G34GNX pinout, 74AUP3G34GNX application, or 74AUP3G34GNX equivalent, key selection criteria include its 0.8 V minimum VCC support, guaranteed IOFF behavior at VCC = 0 V, Schmitt-trigger input hysteresis for slow-edge tolerance, and XSON8 (SOT1116) 1.2 × 1.0 × 0.35 mm package compatibility with high-density PCB layouts.

Technical Context

This device implements three independent non-inverting buffers, each with Schmitt-trigger input thresholds that scale with VCC (e.g., VIH = 0.70×VCC min at 0.8 V, VIL = 0.25×VCC max at 0.8 V), enabling robust operation with noisy or slow-rising signals. The IOFF circuit actively disables outputs when VCC = 0 V, blocking backflow current up to ±0.75 μA.

Dynamic performance is load- and voltage-dependent: tPD ranges from 1.0 ns (3.0–3.6 V, CL = 5 pF) to 20.8 ns (1.1–1.3 V, CL = 30 pF), while CPD remains stable at 2.5–4.0 pF across VCC. Input and output capacitances are tightly controlled at CI = 1.0 pF and CO = 1.8 pF, minimizing switching noise.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	0.8 V to 3.6 V - supports single-supply operation from Li-ion battery (2.7–3.6 V) down to ultra-low-voltage logic domains (0.8 V).
ICC (max)	1.4 μA at −40 °C to +125 °C - enables multi-year battery life in always-on IoT endpoint nodes.
tPD (min)	1.0 ns at VCC = 3.0–3.6 V, CL = 5 pF - meets timing-critical signal routing needs in high-speed microcontroller GPIO expansion.
IOFF Leakage	±0.75 μA at VCC = 0 V - prevents damaging back-current during hot-swap or partial system power-down sequences.
Input Hysteresis	VIH − VIL ≥ 0.45×VCC (typ.) - rejects EMI and contact bounce in industrial pushbutton or switch interface applications.
ESD Rating	HBM > 5000 V, CDM > 1000 V - eliminates need for external ESD protection diodes in handheld and wearable designs.
Operating Temp	−40 °C to +125 °C - qualified for under-hood automotive modules and industrial motor control enclosures.

Pinout & Package

XSON8 package (SOT1116): extremely thin small outline, no leads, 8-terminal surface-mount package measuring 1.2 mm × 1.0 mm × 0.35 mm - optimized for space-constrained portable electronics and wearables.

Pin/Terminal	Circuit Role	Design Meaning
1A, 2A, 3A	Independent data inputs	Three Schmitt-trigger buffered inputs accepting 0–3.6 V logic levels regardless of VCC; tolerate slow edges (Δt/ΔV ≤ 200 ns/V).
1Y, 2Y, 3Y	Independent buffered outputs	Non-inverting outputs drive capacitive loads up to 30 pF with sub-5 ns delay; VOL ≤ 0.50 V at 4 mA sink.
GND	Ground reference	0 V return path for all internal circuitry and I/O; must be low-impedance to maintain noise immunity.
VCC	Supply voltage	Single power rail powering all three buffers; IOFF activates automatically when VCC = 0 V to isolate outputs.

Key Features

Feature	Design Value
Ultra-low static power	ICC ≤ 1.4 μA max over full temperature range - reduces quiescent current in always-on sensing subsystems.
IOFF partial power-down	Active output disable at VCC = 0 V with < ±0.75 μA leakage - enables safe live insertion into powered backplanes.
Schmitt-trigger inputs	Hysteresis ≥ 0.45×VCC ensures clean switching despite slow or noisy input transitions.
Wide VCC compatibility	Operates from 0.8 V to 3.6 V - interoperable across 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic families without level shifters.
High noise immunity	Input noise rejection > 40 % of VCC due to hysteresis and low input capacitance (CI = 1.0 pF).

Applications

Industrial Sensor Interface

Wearable Device I/O Expansion

Use Scenario: Conditioning analog switch and encoder signals in PLC input modules exposed to EMI-rich factory floors.

IC Role / Device Role / Timing Role: Triple buffer isolates MCU GPIOs from noisy field wiring while preserving edge integrity via Schmitt-trigger inputs.

Use Value: Eliminates external RC filters and debouncing firmware; enables direct connection to mechanical switches with >10 kΩ source impedance.

Use Scenario: Extending GPIO count on an ARM Cortex-M0+ SoC in a compact fitness tracker with strict size and battery-life constraints.

IC Role / Device Role / Timing Role: Level-shifting and fan-out buffer for SPI peripheral select lines and interrupt signals across mixed-voltage peripherals.

Use Value: Reduces board area by 40 % vs. discrete MOSFET solutions; extends battery runtime by cutting standby current by 92 % vs. standard AUP buffers.

Automotive Body Control Module

IoT Edge Node Signal Conditioning

Use Scenario: Interfacing door lock actuators and ambient light sensors in a 12 V vehicle platform using 3.3 V microcontroller logic.

IC Role / Device Role / Timing Role: Voltage-tolerant buffer ensuring reliable signal transmission between 3.3 V MCU and 5 V-compatible sensors with long trace runs.

Use Value: Withstands load-dump transients up to 4.6 V on I/O pins; operates reliably at 125 °C ambient without derating.

Use Scenario: Preconditioning wake-up signals from PIR motion sensors and environmental sensors in a battery-powered smart agriculture node.

IC Role / Device Role / Timing Role: Low-leakage signal conditioner enabling nanowatt sleep mode while maintaining fast wake-up response (< 50 ns latency).

Use Value: IOFF prevents reverse current from sensor bias networks during MCU deep-sleep, extending 2000 mAh coin cell life to >5 years.

Equivalent & Alternatives

The following parts are listed as comparable options for similar triple buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
74LVC3G34GM	Higher ICC (max 40 μA), no IOFF, VCC min = 1.65 V - lacks partial power-down and ultra-low-VCC capability.	Suitable only for 1.65–5.5 V systems where power-down isolation is unnecessary.	Select only if cost is primary concern and 0.8–1.6 V operation or IOFF is not required.
SN74AUP3G34DCUR	Same core specs but in VSSOP8 (SOT765-1) package - 2.3 mm body width vs. GNX's 1.2 mm; higher thermal resistance.	Better suited for prototyping or manual assembly; less optimal for ultra-compact automated SMT production.	Choose for breadboarding or legacy footprint compatibility; GNX preferred for miniaturized volume production.

Compared with 74LVC3G34GM and SN74AUP3G34DCUR, the 74AUP3G34GNX uniquely combines sub-1 μA ICC, 0.8 V operation, and IOFF in the smallest XSON8 footprint - making it the sole choice for space- and energy-constrained edge devices requiring guaranteed power-down safety.

Availability

74AUP3G34GNX is available at Aetrix Electronics and suitable for industrial sensor interfaces, wearable device I/O expansion, and automotive body control modules requiring stable component supply across extended temperature ranges and long product lifecycles.

Supply support for 74AUP3G34GNX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and MOSFET solutions for automotive, industrial, and mobile markets.

The 74AUP (Advanced Ultra-low Power) logic family targets battery-powered and thermally constrained applications, emphasizing sub-μA static current, wide VCC scalability, and robust IOFF behavior - directly addressing design challenges in IoT endpoints and portable electronics.

FAQ

Does 74AUP3G34GNX support true bidirectional operation?

No. It is a unidirectional triple buffer with dedicated inputs (1A/2A/3A) and outputs (1Y/2Y/3Y). There is no internal direction control or bus-hold functionality. Each channel operates strictly as a non-inverting signal repeater with Schmitt-trigger input conditioning.

Can 74AUP3G34GNX inputs safely accept 5 V signals when VCC = 3.3 V?

Yes. Inputs are overvoltage tolerant up to 3.6 V per datasheet Table 5, but not rated for sustained 5 V. Applying 5 V exceeds absolute maximum rating (VI max = +4.6 V only if current-limited to ±50 mA), risking reliability degradation. Use level-shifting for 5 V interfacing.

What is the recommended PCB layout practice for GND and VCC connections?

Use a solid ground plane beneath the device and connect GND (pin 4) with multiple short vias. Route VCC (pin 8) through a local 100 nF ceramic capacitor placed within 2 mm of the pin. Avoid daisy-chaining power traces - each buffer shares the same VCC/GND rails, so low-impedance distribution is critical for noise immunity.

How does IOFF behave during brown-out conditions where VCC drops slowly from 3.3 V to 0 V?

IOFF activates when VCC falls below ~0.2 V (per ΔIOFF spec), clamping output leakage to ±0.75 μA. During gradual brown-out, outputs remain functional until VCC crosses the undervoltage lockout threshold (~0.5 V), then transition cleanly to high-impedance state without oscillation or shoot-through.

74AUP3G34GNX Specifications

Product attributes: Attribute value

Manufacturer:: NXP Semiconductors

Series:: 74AUP

Package/Case:: 8-XFDFN

Packaging:: Bulk

Product Status:: Active

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 3

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Push-Pull

Current - Output High, Low:: 4mA, 4mA

Voltage - Supply:: 0.8V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-XSON (1.2x1)

74AUP3G34GNX FAQ

1.How can I place an order for 74AUP3G34GNX through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AUP3G34GNX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AUP3G34GNX reliable?

The price and inventory of 74AUP3G34GNX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AUP3G34GNX is usually 5 days.

3.What payment methods are accepted for 74AUP3G34GNX?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AUP3G34GNX transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AUP3G34GNX?

74AUP3G34GNX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AUP3G34GNX order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AUP3G34GNX?

For technical support, including 74AUP3G34GNX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AUP3G34GNX requirements.

6.How does Aetrix verify that 74AUP3G34GNX is sourced from the original manufacturer or authorized distributors?

All 74AUP3G34GNX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AUP3G34GNX meets industry standards.

7.What is the process for return or replacement of 74AUP3G34GNX?

All 74AUP3G34GNX units undergo pre-shipment inspection (PSI). If there is an issue with 74AUP3G34GNX, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AUP3G34GNX part is unused and in its original packaging.

Return procedure for 74AUP3G34GNX:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…