Nexperia USA Inc. 74AXP1G11GMH
- Part No.:
- 74AXP1G11GMH
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Gates and Inverters
- Package:
- 6-XFDFN
- Datasheet:
-
74AXP1G11GMH.pdf
- Description:
- IC GATE AND 1CH 3-INP 6XSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,910
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP1G11GMH from Nexperia is a single 3-input AND gate with Schmitt-trigger inputs, designed for ultra-low-power logic interfacing in battery-powered and voltage-scalable systems. It operates across 0.7 V to 2.75 V supply range, delivers propagation delay as low as 1.0 ns at 2.3–2.7 V, and features IOFF partial power-down protection to block backflow current during system sleep states - used in sensor interface signal conditioning and I²C bus level-shifting circuits.
For engineers reviewing the 74AXP1G11GMH datasheet, 74AXP1G11GMH pinout, 74AXP1G11GMH application, or 74AXP1G11GMH equivalent, key selection criteria include its sub-1.0 µA static ICC at 85 °C, 0.5 pF input capacitance for high-speed signal integrity, Schmitt-trigger noise immunity on all three inputs, and compatibility with JEDEC standards JESD8-12A.01 through JESD8-5A.01.
Technical Context
This device implements a positive-logic 3-input AND function with Schmitt-trigger hysteresis on each input (typical 100 mV), enabling robust operation with slow-rising signals from resistive sensors or RC networks. The IOFF circuit actively disables output leakage when VCC = 0 V, supporting hot-insertion and multi-rail power sequencing.
It uses advanced AXP low-power CMOS process technology optimized for dynamic power scaling: CPD = 2.6 pF at 1.2 V enables <1 µW dynamic dissipation at 1 MHz with 3 switching inputs, while maintaining rail-to-rail output swing capability across full VCC range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.7 V to 2.75 V - supports direct connection to 1.2 V, 1.8 V, and 2.5 V rails without level shifters |
| tpd (A/B/C → Y) | 1.0 ns (min) at VCC = 2.3–2.7 V - enables timing-critical glue logic in portable MCU subsystems |
| ICC (max @ 85 °C) | 0.6 µA - ensures multi-year battery life in always-on sensor nodes |
| IOFF Leakage | ±0.1 µA max at VCC = 0 V - prevents cross-rail current in partial power-down modes |
| Input Capacitance | 0.5 pF typical - minimizes loading on high-impedance sources like crystal oscillator outputs |
| ESD Rating | HBM >2 kV, CDM >1000 V - meets industrial I/O robustness requirements without external protection |
| Operating Temp | −40 °C to +85 °C - qualified for extended-temperature industrial control and automotive body electronics |
Pinout & Package
XSON6 plastic extremely thin small outline package (SOT886), 1.0 × 1.45 × 0.5 mm body, no leads, 6-terminal surface-mount construction with exposed thermal pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A | First 3-input AND operand; Schmitt-trigger input accepts 0–2.75 V regardless of VCC |
| 2 | GND | Ground reference for all internal logic and IOFF circuitry; must be low-inductance connection |
| 3 | B | Second 3-input AND operand; independent Schmitt threshold ensures noise margin ≥100 mV |
| 4 | Y | Active-high AND output; rail-to-rail swing with 8 mA sink/source drive at 2.3 V |
| 5 | VCC | Supply voltage input; powers internal logic and enables IOFF control when pulled to 0 V |
| 6 | C | Third 3-input AND operand; fully compatible with mixed-voltage input scenarios up to 2.75 V |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger inputs | 100 mV typical hysteresis per input - eliminates contact bounce and EMI-induced glitches in mechanical switch interfaces |
| IOFF partial power-down | Output disabled with <±0.1 µA leakage when VCC = 0 V - enables safe interconnection between active and powered-off subsystems |
| Ultra-low dynamic power | CPD = 2.6 pF at 1.2 V - reduces switching power by >50% vs. standard AHC logic at same frequency and load |
| JEDEC-compliant voltage ranges | Validated for JESD8-12A.01 (1.1–1.3 V), JESD8-11A.01 (1.4–1.6 V), JESD8-7A (1.65–1.95 V), JESD8-5A.01 (2.3–2.7 V) |
| High noise immunity | Input thresholds scale with VCC (VIH = 0.65×VCC min); undershoot/overshoot <10% of VCC - suppresses transient coupling in dense PCB layouts |
Applications
| IoT Sensor Node Signal Conditioning | Low-Voltage I²C Bus Level Translation |
|---|---|
Use Scenario: Combining outputs from three analog sensor comparators (e.g., temperature, humidity, motion) before triggering MCU wake-up interrupt. IC Role / Device Role / Timing Role: 3-input AND gate with Schmitt inputs synchronizes asynchronous digital events and filters noise from resistive sensor chains. Use Value: Sub-1 µA ICC at 85 °C extends coin-cell battery life beyond 5 years; 0.5 pF CI avoids loading high-Z comparator outputs. |
Use Scenario: Enabling bidirectional voltage translation between 1.2 V microcontroller GPIO and 1.8 V I²C peripheral without dedicated level shifter IC. IC Role / Device Role / Timing Role: Logic gate configured as pass-through enable for open-drain I²C lines, leveraging IOFF to isolate buses during MCU reset. Use Value: Eliminates need for discrete MOSFET-based translators; IOFF blocks backfeed when 1.2 V domain powers down while 1.8 V remains active. |
| Portable Medical Device Power Sequencing | Industrial PLC Input Debouncing |
Use Scenario: Validating readiness of three independent power rails (core, analog, RF) before enabling system clock distribution. IC Role / Device Role / Timing Role: AND gate output serves as "power-good" enable signal to downstream LDOs and clock generators. Use Value: Wide 0.7–2.75 V VCC range allows direct monitoring of each rail's scaled-down sense voltage; tpd <2 ns ensures deterministic startup timing. |
Use Scenario: Debouncing mechanical push-button inputs in DIN-rail mounted programmable logic controllers operating at −40 °C to +85 °C. IC Role / Device Role / Timing Role: Schmitt-trigger AND gate combines button press detection with system enable status before asserting interrupt to main controller. Use Value: 100 mV hysteresis rejects EFT bursts per IEC 61000-4-4; latch-up immunity >100 mA protects against field wiring faults. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-input AND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G11DBVR | Higher VCC min (1.65 V), no Schmitt inputs, 3.5 ns tpd at 3.3 V | Lacks noise immunity for slow-rising sensor signals; requires external RC filtering | Prefer when interfacing only with clean CMOS outputs and full 3.3 V supply is guaranteed |
| 74LVC1G11GW,125 | Same XSON6 package but lacks IOFF; ICC = 2 µA @ 85 °C | Cannot safely isolate powered-down domains; unsuitable for partial power-down architectures | Acceptable only in always-on, single-rail systems where power sequencing is not required |
Compared with SN74LVC1G11DBVR and 74LVC1G11GW,125, the 74AXP1G11GMH uniquely combines sub-1 µA static current, Schmitt-trigger noise rejection, and IOFF-enabled domain isolation - making it the only choice for energy-constrained, mixed-voltage, and hot-swap-capable designs.
Availability
74AXP1G11GMH is available at Aetrix Electronics and suitable for IoT sensor nodes, portable medical devices, industrial PLC input stages, and low-voltage I²C interface circuits requiring stable component supply across extended temperature and voltage ranges.
Supply support for 74AXP1G11GMH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, discrete, and MOSFET solutions for automotive, industrial, and mobile markets.
The AXP family targets ultra-low-power logic applications demanding sub-1 µA static current, wide VCC scalability, and robust IOFF behavior - specifically engineered for battery-operated and multi-rail embedded systems.
FAQ
Does the 74AXP1G11GMH support true bidirectional signal translation?
No. It is a unidirectional 3-input AND gate with defined input (A, B, C) and output (Y) terminals. While IOFF enables safe isolation during power-down, it does not provide automatic direction sensing or bus arbitration. For bidirectional level translation, dedicated translators like NXSA5102 or TXB0108 are required.
Can the 74AXP1G11GMH operate with VCC = 0.7 V and still meet timing specifications?
Yes. At VCC = 0.75 V, tpd is specified as 3–51 ns (min–max) over temperature, with 13 ns typical at 25 °C. The device maintains full functionality down to 0.7 V, though propagation delay increases and output drive strength decreases proportionally - verified per Table 8 and Figure 6 in the official datasheet.
What is the maximum input voltage allowed when VCC = 0 V?
Inputs tolerate up to +2.75 V even when VCC = 0 V, as confirmed in Table 6 (Recommended Operating Conditions) and Table 9 (Limiting Values). This enables safe connection to live buses during power-down, supported by the IOFF circuit's leakage specification of ±0.1 µA max at VCC = 0 V.
Is the 74AXP1G11GMH pin-compatible with other XSON6 logic gates from Nexperia?
Yes - it shares identical SOT886 footprint and pinout (A-GND-B-Y-VCC-C) with other single-gate AXP devices including 74AXP1G00, 74AXP1G02, 74AXP1G04, and 74AXP1G08. This enables drop-in functional substitution within the same board layout when logic function changes are needed.
74AXP1G11GMH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- AND Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 3
- Features:
- -
- Voltage - Supply:
- 0.7V ~ 2.75V
- Current - Quiescent (Max):
- 600 nA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 3.2ns @ 2.5V, 5pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT886 (1.45x1)
74AXP1G11GMH FAQ
1.How can I place an order for 74AXP1G11GMH through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP1G11GMH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP1G11GMH reliable?
The price and inventory of 74AXP1G11GMH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP1G11GMH is usually 5 days.
3.What payment methods are accepted for 74AXP1G11GMH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP1G11GMH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP1G11GMH?
74AXP1G11GMH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP1G11GMH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP1G11GMH?
For technical support, including 74AXP1G11GMH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP1G11GMH requirements.
6.How does Aetrix verify that 74AXP1G11GMH is sourced from the original manufacturer or authorized distributors?
All 74AXP1G11GMH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP1G11GMH meets industry standards.
7.What is the process for return or replacement of 74AXP1G11GMH?
All 74AXP1G11GMH units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP1G11GMH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP1G11GMH part is unused and in its original packaging.
Return procedure for 74AXP1G11GMH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP1G11GMH Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

