My Inquiry
My Account
Nexperia USA Inc. 74AXP1G125GM125
- Part No.:
- 74AXP1G125GM125
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AXP1G125GM125.pdf
- Description:
- BUS DRIVER, AXP SERIES
- Quantity:
- Payment:
- Shipping:
Inventory:185,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP1G125 from Nexperia is a single low-power buffer/line driver with 3-state output, Schmitt-trigger inputs for noise immunity, IOFF partial power-down support, and operation across 0.7 V to 2.75 V supply. It delivers ultra-low static current (0.6 μA max at 85 °C), 0.5 pF input capacitance, and propagation delay as low as 1.1 ns at 2.7 V - used in voltage-level translation and bus isolation in portable IoT sensor nodes.
For engineers reviewing the 74AXP1G125 datasheet, 74AXP1G125 pinout, 74AXP1G125 application, or 74AXP1G125 equivalent, key selection criteria include its sub-1V operation capability, IOFF-enabled hot-swap compatibility, Schmitt-trigger hysteresis for slow-edge signal conditioning, and XSON6/X2SON5 package options optimized for space-constrained PCB layouts.
Technical Context
This device implements a non-inverting buffer with active-low 3-state enable (OE), where output Y follows input A when OE is LOW and enters high-impedance when OE is HIGH. The Schmitt-trigger input provides hysteresis (typ. 0.15 × VCC) to reject noise on slow-rising/falling signals.
IOFF circuitry actively disables both output and input paths when VCC = 0 V, blocking backflow current up to ±20 mA and enabling safe partial power-down in multi-rail systems. All static and dynamic parameters are fully characterized from –40 °C to +85 °C across the full 0.7–2.75 V VCC range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage (VCC) | 0.7 V to 2.75 V - enables direct interface with 0.8 V core logic, 1.2 V I/O, and 1.8 V/2.5 V subsystems without level shifters. |
| Static Supply Current (ICC) | 0.6 μA max at 85 °C - ensures negligible battery drain in always-on sensor monitoring circuits. |
| Input Capacitance (CI) | 0.5 pF typical - minimizes loading on high-impedance source nodes like crystal oscillator outputs or analog sensor buffers. |
| Propagation Delay (tpd) | 1.1 ns typical at VCC = 2.7 V - supports clean signal routing in <100 MHz digital control loops. |
| IOFF Leakage Current | ±0.1 μA max at VCC = 0 V - prevents cross-rail contention during power sequencing in mixed-voltage SoC interfaces. |
| ESD Robustness | HBM >2 kV, CDM >1000 V - withstands handling and board-level ESD events without external protection. |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial ambient environments including motor control enclosures and outdoor edge gateways. |
Pinout & Package
XSON6 (SOT886/SOT1115/SOT1202) and X2SON5 (SOT1226-3) packages provide leadless, ultra-thin footprints (as small as 0.8 mm × 0.8 mm × 0.32 mm) with wettable flanks for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable (active-low) | Drives output Y into high-Z when HIGH; enables pass-through buffering when LOW - used for bus arbitration and power-gated peripheral control. |
| 2 (A) | Data Input | Schmitt-trigger input accepts 0–2.75 V signals regardless of VCC; rejects noise spikes ≤15% of VCC. |
| 3 (GND) | Ground Reference | 0 V return path for all internal logic and I/O; must be low-inductance connection to avoid ground bounce in fast switching. |
| 4 (Y) | Buffered Output | Non-inverting 3-state output capable of sourcing/sinking ±8 mA at 2.3 V - drives transmission lines or fan-out to multiple CMOS inputs. |
| 5 (n.c.) | No Connect (XSON6 only) | Unbonded terminal in SOT886/SOT1115/SOT1202 - no electrical function; must remain unconnected and un-biased. |
| 6 (VCC) | Supply Voltage | Primary power rail; IOFF remains active even if VCC drops below 0.7 V, ensuring safe shutdown behavior. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-wide VCC range | 0.7 V to 2.75 V - eliminates need for separate LDOs when interfacing legacy 1.2 V logic with emerging sub-1V AI accelerators. |
| IOFF partial power-down | Blocks bidirectional current flow at VCC = 0 V - enables hot-plug insertion of modules without disrupting upstream power rails. |
| Schmitt-trigger inputs | Hysteresis ≥0.15 × VCC - converts noisy analog-like sensor outputs (e.g., thermistor dividers) into clean digital signals without external RC filtering. |
| Low dynamic power | CPD = 2.5 pF at 1.2 V - reduces switching power by >60% vs. standard AXP-series buffers under identical load conditions. |
| Thermal-enhanced X2SON5 | SOT1226-3 package with 0.32 mm height and improved thermal resistance - sustains 250 mW total dissipation at ambient up to 67 °C before derating. |
Applications
| Industrial Sensor Interface | Low-Power Wearable Hub |
|---|---|
|
Use Scenario: Isolating analog sensor ADC outputs from noisy microcontroller I/O buses in factory-floor vibration monitors. IC Role / Device Role / Timing Role: Buffering and enabling/disabling ADC data lines during sleep/wake transitions to prevent leakage and crosstalk. Use Value: IOFF blocks reverse current when MCU is powered down, extending battery life by eliminating standby current paths while preserving signal integrity. |
Use Scenario: Level-shifting between a 0.8 V ultra-low-power BLE SoC and 1.8 V display driver in hearable devices. IC Role / Device Role / Timing Role: Single-bit voltage translation with sub-ns timing margin, synchronized to SoC clock gating. Use Value: 0.7 V minimum VCC allows direct connection to SoC's lowest-power domain, avoiding extra regulator overhead and PCB area. |
| Automated Test Equipment (ATE) Probe Card | Smart Home Edge Node |
|
Use Scenario: Driving multiple parallel test channels from a central FPGA while maintaining signal fidelity across varying load capacitances. IC Role / Device Role / Timing Role: Fan-out buffer with matched propagation delays (<0.3 ns skew across temperature) for synchronous sampling. Use Value: 1.0 pF typical CO and 2.7 ns max tpd at 1.65 V ensure <100 ps jitter contribution in 50 MHz boundary-scan clock distribution. |
Use Scenario: Enabling/disabling Zigbee radio transceiver I/O lines during deep-sleep cycles in battery-powered smart thermostats. IC Role / Device Role / Timing Role: 3-state bus isolator controlled by MCU GPIO to decouple RF section during sleep. Use Value: 0.6 μA max ICC at 85 °C limits annual self-discharge to <1% of a CR2032 cell, enabling 5+ year maintenance-free operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer/line driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC1G125 | Higher VCC min (1.65 V), no IOFF, higher ICC (10 μA), no Schmitt input | Not suitable for sub-1V operation or partial power-down systems | Select only when interfacing 1.8 V+ logic with no power sequencing constraints. |
| SN74AUP1G125 | Wider VCC (0.8–3.6 V), lower CPD (1.5 pF), but no IOFF and higher CI (1.5 pF) | Lacks safe power-down capability; less effective for noise-prone sensor inputs | Prefer when ultra-low dynamic power dominates over IOFF safety or Schmitt noise rejection. |
Compared with 74LVC1G125 and SN74AUP1G125, the 74AXP1G125 uniquely combines sub-1V operation, IOFF, and Schmitt inputs - making it the only choice for robust, ultra-low-power bus isolation in mixed-voltage, hot-swap-capable embedded systems.
Availability
74AXP1G125 is available at Aetrix Electronics and suitable for industrial sensor interfaces, wearable hubs, ATE probe cards, and smart home edge nodes requiring stable component supply across extended temperature and voltage ranges.
Supply support for 74AXP1G125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance, reliable discrete, logic, and MOSFET solutions for automotive, industrial, and consumer markets.
The AXP logic family targets ultra-low-power, wide-VCC digital interfacing - designed specifically for energy-constrained edge devices where voltage scalability, IOFF safety, and noise immunity are critical system requirements.
FAQ
Does the 74AXP1G125 support true bidirectional IOFF behavior?
Yes. When VCC = 0 V, the IOFF circuitry disables both input and output paths, preventing current flow in either direction - verified per JESD78 Class II latch-up testing and measured IOFF leakage ≤±0.1 μA across –40 °C to +85 °C.
Can the Schmitt-trigger input tolerate input voltages above VCC?
Yes. Inputs accept up to 2.75 V regardless of VCC level, with clamping diodes rated for ±50 mA - enabling safe interfacing with higher-voltage peripherals (e.g., 3.3 V sensors) without external resistors or diodes.
What is the maximum capacitive load the 74AXP1G125 can drive while maintaining timing specs?
At VCC = 2.7 V, the device maintains tpd ≤2.8 ns and tt ≤1.0 ns up to 15 pF load capacitance, as confirmed in Figure 8 of the datasheet; beyond 15 pF, propagation delay increases linearly at ~0.15 ns/pF slope.
Which package variant offers the best thermal performance for continuous 20 mA output current?
SOT1226-3 (X2SON5) delivers lowest thermal resistance due to its thermal-enhanced die pad design - enabling 250 mW total dissipation at 67 °C ambient before derating, versus 74 °C limit for SOT886 (XSON6).
74AXP1G125GM125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 6-XFDFN
- Packaging:
- Bulk
- Product Status:
- Not For New Designs
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 0.7V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON (1.45x1)
74AXP1G125GM125 FAQ
1.How can I place an order for 74AXP1G125GM125 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP1G125GM125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP1G125GM125 reliable?
The price and inventory of 74AXP1G125GM125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP1G125GM125 is usually 5 days.
3.What payment methods are accepted for 74AXP1G125GM125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP1G125GM125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP1G125GM125?
74AXP1G125GM125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP1G125GM125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP1G125GM125?
For technical support, including 74AXP1G125GM125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP1G125GM125 requirements.
6.How does Aetrix verify that 74AXP1G125GM125 is sourced from the original manufacturer or authorized distributors?
All 74AXP1G125GM125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP1G125GM125 meets industry standards.
7.What is the process for return or replacement of 74AXP1G125GM125?
All 74AXP1G125GM125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP1G125GM125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP1G125GM125 part is unused and in its original packaging.
Return procedure for 74AXP1G125GM125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP1G125GM125 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
