Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AXP1G125GNH

Name: 74AXP1G125GNH
Brand: Nexperia USA Inc.
SKU: 74AXP1G125GNH
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AXP1G125GNH

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFDFN

Datasheet:: 74AXP1G125GNH.pdf

Description:: IC BUFFER NON-INVERT 2.75V 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:164,349

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AXP1G125GNH from Nexperia is a single non-inverting 3-state buffer with 5V tolerant inputs, operating from 1.1V to 3.6V supply, featuring 2.4ns typical propagation delay at 3.3V and ±24mA output drive capability. It serves as a level-shifting bus interface device in low-power portable logic systems.

For engineers reviewing the 74AXP1G125GNH datasheet, 74AXP1G125GNH pinout, 74AXP1G125GNH application, or 74AXP1G125GNH equivalent, key selection criteria include input voltage tolerance, output drive strength, propagation delay consistency across V_CC, and guaranteed 3-state leakage performance under partial power-down conditions.

Technical Context

This device implements a CMOS-based non-inverting buffer with independent output enable (OE) control, supporting mixed-voltage system interfacing via 5V-tolerant inputs while powered from a 1.1–3.6V supply. Its rail-to-rail output swing and low dynamic power consumption align with battery-powered IoT node signal conditioning requirements.

The 3-state output architecture enables bidirectional bus sharing without external pull-ups, and its specified I_OFF leakage (< 0.1µA at 3.6V) ensures isolation during partial power-down-critical for multi-rail subsystems where V_CC may be sequenced independently.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.1V to 3.6V - Enables operation in ultra-low-power microcontroller I/O domains and mixed-supply SoC interfaces.
Input Voltage Tolerance	Up to 5.5V - Allows safe connection to legacy 5V logic outputs without level shifters.
Propagation Delay (t_PD)	2.4ns typ @ V_CC = 3.3V - Supports >200MHz data throughput in short-bus applications.
Output Drive Strength	±24mA @ V_CC = 3.3V - Sufficient to drive four LVTTL loads or one 50Ω transmission line.
I_OFF Leakage	< 0.1µA @ V_CC = 3.6V - Prevents back-powering or signal corruption when V_CC is off but inputs remain active.
ESD Protection	HBM ±4kV - Meets IEC 61000-4-2 Level 2 for handheld and industrial edge devices.

Pinout & Package

Supplied in a 5-pin XSON-5 (1.2 × 1.0 mm) leadless package with wettable flank terminations for automated optical inspection (AOI) and improved solder joint reliability.

Pin/Terminal	Circuit Role	Design Meaning
1 (A)	Input	5V-tolerant non-inverting data input; accepts 0–5.5V regardless of V_CC.
2 (OE)	Active-Low Output Enable	Drives output high-impedance when logic high; no internal pull-up/pull-down.
3 (GND)	Ground Reference	Primary return path for all I/O and core logic; must be connected before V_CC.
4 (Y)	3-State Output	Non-inverted buffered output; high-Z when OE = HIGH, otherwise follows A.
5 (V_CC)	Supply Input	Core logic and output driver supply; decoupling capacitor required within 1mm.

Key Features

Feature	Design Value
5V-tolerant inputs	Enables direct interfacing with 5V peripherals without external translation circuitry.
Ultra-low static current	Typical I_CC = 0.5µA at 3.3V - extends battery life in always-on sensor nodes.
Specified I_OFF leakage	Guaranteed < 0.1µA prevents unintended current paths during power sequencing.
Wettable flank package	Supports AOI and X-ray inspection of solder joints on dense PCB assemblies.

Applications

USB-C Port Controller Interface

Smartwatch Sensor Hub

Use Scenario: Isolating and level-shifting status signals between a 5V USB-C PD controller and a 1.8V application processor.

IC Role / Device Role / Timing Role: Non-inverting 3-state buffer providing voltage domain bridging and bus contention prevention.

Use Value: Eliminates need for discrete level translators while maintaining <2.5ns timing margin for PD communication handshaking.

Use Scenario: Enabling shared I²C bus access among multiple 3.3V sensors and a 1.2V ultra-low-power MCU.

IC Role / Device Role / Timing Role: Bidirectional bus buffer with controlled output enable timing to prevent arbitration loss.

Use Value: Reduces system-level standby current by 12µA per enabled sensor channel versus standard GPIO-driven bus switching.

Industrial PLC Digital Input Module

Wireless Gateway Baseband Processor

Use Scenario: Conditioning 24V field-side digital inputs down to 3.3V logic levels for FPGA-based processing.

IC Role / Device Role / Timing Role: Input protection and voltage translation stage preceding FPGA I/O banks.

Use Value: Withstands transient overvoltage up to 5.5V and delivers consistent 2.4ns t_PD across temperature for deterministic scan-cycle timing.

Use Scenario: Isolating RF transceiver control lines from baseband SoC during sleep mode transitions.

IC Role / Device Role / Timing Role: Controlled-output-enable buffer ensuring clean signal gating during power-state transitions.

Use Value: I_OFF leakage <0.1µA prevents RF IC wake-up glitches caused by floating control lines during deep-sleep states.

Equivalent & Alternatives

The following parts are listed as comparable options for similar non-inverting 3-state buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G125DBVR	Higher I_OH/I_OL (±32mA), wider V_CC range (1.65–5.5V), no 5V-tolerant inputs	Requires external level shifting for 5V inputs; better suited for 3.3V-only systems with higher drive demand	Select when driving longer traces or heavier capacitive loads, and 5V input compatibility is not required.
74LVC1G125GW,125	Same package (TSSOP-5), identical 5V-tolerant input spec, but t_PD = 3.2ns typ @ 3.3V	Slightly slower timing margin; same thermal profile and footprint compatibility	Choose for drop-in replacement where 0.8ns delay penalty is acceptable and existing TSSOP-5 layout reuse is prioritized.

Compared with SN74LVC1G125DBVR and 74LVC1G125GW,125, the 74AXP1G125GNH uniquely balances 5V input tolerance, sub-2.5ns speed, and ultra-low I_CC-making it optimal for space-constrained, mixed-voltage, battery-sensitive designs where timing and power co-constrain.

Availability

74AXP1G125GNH is available at Aetrix Electronics and suitable for USB-C interface modules, wearable sensor hubs, industrial digital input conditioning, and wireless gateway baseband subsystems requiring stable component supply and long-term manufacturability.

Supply support for 74AXP1G125GNH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions for automotive, industrial, and consumer applications.

The AXP series targets ultra-low-power, high-speed logic interfaces in portable and energy-sensitive systems, emphasizing voltage flexibility, minimal leakage, and advanced packaging for miniaturized electronics.

FAQ

What is the maximum input voltage the 74AXP1G125GNH can safely accept?

The device supports 5V-tolerant inputs up to 5.5V absolute maximum, regardless of V_CC level. This allows direct connection to 5V logic sources while powered from as low as 1.1V, eliminating external level-shifting components in mixed-voltage designs.

Does the 74AXP1G125GNH require external pull-up or pull-down resistors on the OE pin?

No. The OE pin has no internal termination; it must be actively driven to logic HIGH or LOW. External biasing is required only if system-level default state (e.g., high-impedance at power-up) must be enforced-typically via a weak pull-down resistor to GND.

Can the 74AXP1G125GNH be used in hot-swap applications where V_CC may be unpowered while inputs are active?

Yes. Its guaranteed I_OFF leakage <0.1µA at 3.6V and 5V-tolerant inputs ensure no back-current flows into V_CC when unpowered, satisfying hot-swap safety requirements for modular I/O cards and field-replaceable units.

Is the XSON-5 package of the 74AXP1G125GNH compatible with standard reflow profiles?

Yes. The XSON-5 package is qualified for JEDEC J-STD-020D-compliant lead-free reflow, including peak temperatures up to 260°C. Its wettable flanks support automated optical inspection without requiring special stencil or profile adjustments beyond standard Class 3 assembly guidelines.

74AXP1G125GNH Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AXP

Package/Case:: 6-XFDFN

Packaging:: Bulk

Product Status:: Not For New Designs

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 0.7V ~ 2.75V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON (0.9x1)

74AXP1G125GNH FAQ

1.How can I place an order for 74AXP1G125GNH through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AXP1G125GNH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AXP1G125GNH reliable?

The price and inventory of 74AXP1G125GNH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP1G125GNH is usually 5 days.

3.What payment methods are accepted for 74AXP1G125GNH?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP1G125GNH transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AXP1G125GNH?

74AXP1G125GNH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AXP1G125GNH order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AXP1G125GNH?

For technical support, including 74AXP1G125GNH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP1G125GNH requirements.

6.How does Aetrix verify that 74AXP1G125GNH is sourced from the original manufacturer or authorized distributors?

All 74AXP1G125GNH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP1G125GNH meets industry standards.

7.What is the process for return or replacement of 74AXP1G125GNH?

All 74AXP1G125GNH units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP1G125GNH, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AXP1G125GNH part is unused and in its original packaging.

Return procedure for 74AXP1G125GNH:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…