Nexperia USA Inc. 74AXP1G125GSH
- Part No.:
- 74AXP1G125GSH
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AXP1G125GSH.pdf
- Description:
- IC BUF NON-INVERT 2.75V 6XSON
- Quantity:
- Payment:

- Shipping:

Inventory:5,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP1G125 from Nexperia is a single low-power buffer/line driver with 3-state output, Schmitt-trigger inputs for noise immunity, IOFF partial power-down support, and operation across 0.7 V to 2.75 V supply. It delivers ultra-low static current (0.6 μA max at 85 °C), 0.5 pF input capacitance, and propagation delay as low as 1.1 ns at 2.7 V - used in voltage-level translation and bus isolation in portable IoT sensor nodes.
For engineers reviewing the 74AXP1G125 datasheet, 74AXP1G125 pinout, 74AXP1G125 application, or 74AXP1G125 equivalent, key selection criteria include its sub-1V operation capability, IOFF-enabled system power sequencing, Schmitt-trigger hysteresis for slow-edge signal conditioning, and XSON/X2SON footprint compatibility with space-constrained PCB layouts.
Technical Context
This device implements a non-inverting buffer with active-low 3-state enable (OE), where output Y follows input A when OE is LOW and enters high-impedance when OE is HIGH. Its Schmitt-trigger inputs provide hysteresis (typically 0.15 × VCC) to reject noise on slow-rising/falling signals.
The IOFF circuit actively disables both output and input paths when VCC = 0 V, blocking backflow current up to ±20 mA and enabling live insertion into partially powered systems - critical for hot-swap interfaces and multi-rail power domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.7 V to 2.75 V - supports direct interfacing with 0.8 V, 1.2 V, 1.8 V, and 2.5 V logic domains without level shifters. |
| IOFF Leakage Current | ±0.1 μA max at VCC = 0 V - ensures negligible current path during partial power-down, preventing bus contention. |
| Propagation Delay (tpd) | 1.1 ns typical at VCC = 2.7 V - enables timing-critical signal buffering in high-speed control loops. |
| Input Capacitance (CI) | 0.5 pF typical - minimizes loading on driving circuits, preserving signal integrity in high-frequency routing. |
| Static Supply Current (ICC) | 0.6 μA maximum at 85 °C - extends battery life in always-on sensor interface stages. |
| Output Drive Strength | ±8 mA at VCC = 2.3 V - sufficient to drive 15 pF loads with <3.1 ns max tpd over full temperature range. |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial-grade embedded control and automotive body electronics. |
Pinout & Package
Available in four ultra-thin no-lead packages: SOT886 (XSON6, 1.0 × 1.45 × 0.5 mm), SOT1115 (XSON6, 0.9 × 1.0 × 0.35 mm), SOT1202 (XSON6, 1.0 × 1.0 × 0.35 mm), and SOT1226-3 (X2SON5, 0.8 × 0.8 × 0.32 mm). All variants share identical pin functionality but differ in terminal count and thermal profile.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable (active-low) | Asserting LOW enables buffer output; HIGH forces Y into high-impedance - used for bus arbitration and power-gated subsystem control. |
| 2 (A) | Data Input | Non-inverting input with Schmitt-trigger threshold - accepts slow edges (up to 200 ns/V transition rate) without oscillation. |
| 3 (GND) | Ground Reference | 0 V reference for all I/O and internal logic; must be low-inductance connection to minimize ground bounce. |
| 4 (Y) | Buffered Output | 3-state output replicating A when OE = LOW; high-Z when OE = HIGH - isolates downstream loads during standby. |
| 5 (n.c.) | No Connect (SOT886/SOT1115/SOT1202) | Internally unconnected; must remain floating - not usable as thermal pad or auxiliary terminal. |
| 5 (VCC) | Supply Voltage (SOT1226-3) | Power rail input for X2SON5 variant - pin 5 serves as VCC instead of n.c., requiring correct layout mapping per package. |
| 6 (VCC) | Supply Voltage (SOT886/SOT1115/SOT1202) | Single-supply input for all logic and I/O - decoupling capacitor (100 nF) required within 2 mm of this pin. |
Key Features
| Feature | Design Value |
|---|---|
| Schmitt-trigger input hysteresis | Enables reliable switching on noisy or slow-rising signals (e.g., mechanical switch debouncing or RC-filtered sensor outputs). |
| IOFF partial power-down | Prevents damaging back-current flow when VCC = 0 V - essential for PCIe hot-plug, USB-C accessory detection, and modular power architectures. |
| Sub-1V operation capability | Functional down to 0.7 V supply - supports next-generation ultra-low-power microcontrollers and energy-harvesting systems. |
| Ultra-low input capacitance | 0.5 pF typical - reduces capacitive loading on preceding stage, maintaining signal rise time in high-speed clock distribution paths. |
| JEDEC-compliant voltage standards | Fully compliant with JESD8-12A.01 through JESD8-5A.01 - guarantees interoperability across 1.1 V to 2.7 V logic families without external biasing. |
Applications
| Industrial Sensor Interface | Portable Wearable Hub |
|---|---|
Use Scenario: Isolating analog-to-digital converter (ADC) digital control lines from noisy motor-driver PCB sections. IC Role / Device Role / Timing Role: 3-state buffer isolates ADC configuration SPI lines during motor commutation bursts, preventing data corruption. Use Value: Schmitt-trigger inputs reject EMI-induced glitches on long traces; IOFF prevents backfeed when ADC power rail is cycled independently. | Use Scenario: Level-shifting between a 0.8 V ARM Cortex-M0+ core and 1.8 V display driver IC in a fitness tracker. IC Role / Device Role / Timing Role: Single-bit buffer translates core GPIO to display enable signal while maintaining sub-microamp quiescent draw. Use Value: 0.7 V minimum VCC allows direct connection to core's lowest operating voltage; 0.5 pF CI avoids degrading 10 MHz SPI clock edge rates. |
| Automotive Body Control Module | Smart Home Zigbee Node |
Use Scenario: Enabling/disabling LIN bus transceiver control lines during sleep/wake transitions in door module ECUs. IC Role / Device Role / Timing Role: OE-controlled buffer gates transceiver EN pin, ensuring clean power-up sequencing and zero leakage during deep sleep. Use Value: IOFF leakage ≤0.1 μA eliminates parasitic drain on 12 V backup battery; –40 °C to +85 °C rating meets automotive ambient requirements. | Use Scenario: Driving reset line of a Zigbee SoC from a 2.5 V MCU GPIO while sharing same 3.3 V power domain. IC Role / Device Role / Timing Role: Low-capacitance buffer isolates MCU reset assertion from SoC reset pin, reducing cross-talk in RF-sensitive layout. Use Value: 1.0 pF CO minimizes signal reflection on 20 cm PCB trace; 2.75 V max VI allows safe 3.3 V tolerant operation via clamping diodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer/line driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125DBVR | Wider VCC range (1.65 V–5.5 V); higher ICC (10 μA typ); no IOFF; no Schmitt input | Requires ≥1.65 V supply; unsuitable for sub-1V or partial power-down use cases | Select only if operating above 1.65 V and IOFF is unnecessary. |
| 74LVC1G125GW,125 | Same XSON6 package; identical pinout; IOFF supported; but lacks Schmitt-trigger inputs | Lower noise immunity on slow edges; higher risk of metastability with RC-filtered signals | Choose when Schmitt action is not required and cost optimization is prioritized. |
Compared with SN74LVC1G125DBVR and 74LVC1G125GW,125, the 74AXP1G125 uniquely combines sub-1V operation, IOFF, and Schmitt-trigger inputs - making it the sole option for battery-powered systems requiring robust signal conditioning and multi-rail power sequencing.
Availability
74AXP1G125 is available at Aetrix Electronics and suitable for industrial sensor interfaces, portable wearable hubs, automotive body control modules, and smart home Zigbee nodes requiring stable component supply across multiple package variants (SOT886, SOT1115, SOT1202, SOT1226-3).
Supply support for 74AXP1G125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert specializing in high-performance, energy-efficient logic, discrete, and MOSFET solutions - headquartered in Nijmegen, Netherlands, with manufacturing in Europe and Asia.
The 74AXP series targets ultra-low-power logic applications demanding sub-1V operation, minimal dynamic/static power, and robust noise immunity - designed specifically for battery-constrained and thermally sensitive embedded systems.
FAQ
What is the minimum supply voltage at which 74AXP1G125 guarantees functional operation?
The device is fully specified from 0.7 V to 2.75 V per JEDEC standards. At 0.7 V, propagation delay is 38 ns (max) and output drive is reduced, but logic functionality, IOFF behavior, and Schmitt-trigger thresholds remain guaranteed across –40 °C to +85 °C. Below 0.7 V, operation is not characterized.
Can 74AXP1G125 safely interface between a 3.3 V microcontroller and a 1.8 V peripheral?
No - the absolute maximum input voltage is +3.3 V, but the recommended VI range is 0 V to 2.75 V. Applying 3.3 V to A or OE exceeds specification and risks damage. For 3.3 V → 1.8 V translation, use a dedicated level shifter or add external clamping diodes with current limiting.
Does the 'n.c.' pin on SOT886/SOT1115/SOT1202 packages require PCB connection?
No - pin 5 is internally unconnected and must remain floating. It is not a thermal pad or ground tie. Connecting it may cause unpredictable behavior or violate package thermal derating curves. Layout guidelines explicitly prohibit soldering or routing to this terminal.
How does the IOFF feature behave when VCC is ramping during power-up?
IOFF activates automatically when VCC drops below ~0.2 V and remains active until VCC rises above ~0.4 V. During this window, both input and output terminals are high-impedance regardless of OE state - preventing back-current flow even during asymmetric power sequencing where other rails are already active.
74AXP1G125GSH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 0.7V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT1202 (1x1)
74AXP1G125GSH FAQ
1.How can I place an order for 74AXP1G125GSH through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP1G125GSH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP1G125GSH reliable?
The price and inventory of 74AXP1G125GSH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP1G125GSH is usually 5 days.
3.What payment methods are accepted for 74AXP1G125GSH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP1G125GSH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP1G125GSH?
74AXP1G125GSH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP1G125GSH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP1G125GSH?
For technical support, including 74AXP1G125GSH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP1G125GSH requirements.
6.How does Aetrix verify that 74AXP1G125GSH is sourced from the original manufacturer or authorized distributors?
All 74AXP1G125GSH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP1G125GSH meets industry standards.
7.What is the process for return or replacement of 74AXP1G125GSH?
All 74AXP1G125GSH units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP1G125GSH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP1G125GSH part is unused and in its original packaging.
Return procedure for 74AXP1G125GSH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP1G125GSH Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

