Nexperia USA Inc. 74AXP1G125GXH
- Part No.:
- 74AXP1G125GXH
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 4-XFDFN Exposed Pad
- Datasheet:
-
74AXP1G125GXH.pdf
- Description:
- IC BUF NON-INVERT 2.75V 5X2SON
- Quantity:
- Payment:

- Shipping:

Inventory:10,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP1G125GXH from Nexperia is a single low-power 3-state buffer/line driver with Schmitt-trigger inputs, operating from 0.7 V to 2.75 V supply. It features IOFF partial power-down protection, 0.5 pF typical input capacitance, and 2.5 pF dynamic power dissipation at 1.2 V - enabling use in ultra-low-power I/O buffering for portable sensor interfaces and battery-powered microcontroller GPIO expansion.
For engineers reviewing the 74AXP1G125GXH datasheet, 74AXP1G125GXH pinout, 74AXP1G125GXH application, or 74AXP1G125GXH equivalent, key selection criteria include its sub-1 μA static ICC at 85 °C, 5-terminal X2SON5 (SOT1226-3) thermal-enhanced package, IOFF-enabled bus isolation during power sequencing, and guaranteed operation across –40 °C to +85 °C industrial temperature range.
Technical Context
This device implements a non-inverting digital buffer with active-low 3-state output control (OE), where Schmitt-trigger inputs tolerate slow-rising signals and suppress noise-induced switching. Its IOFF circuit actively disables output leakage when VCC = 0 V, supporting hot-insertion and multi-rail system power sequencing.
Designed for ultra-low-voltage logic translation and I/O buffering, it delivers propagation delays as low as 1.1 ns (typ.) at 2.3–2.7 V and maintains stable VIH/VIL thresholds across its full 0.7–2.75 V VCC range - enabling interoperability between 0.8 V, 1.2 V, 1.8 V, and 2.5 V logic domains without external level shifters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.7 V to 2.75 V - supports direct interface with sub-1 V processors and legacy 2.5 V peripherals |
| ICC (max @ 85 °C) | 0.6 μA - enables multi-year battery life in always-on sensor nodes |
| IOFF Leakage | ±0.5 μA max - prevents backflow current during partial power-down of host SoC |
| tpd (typ @ 2.5 V) | 2.1 ns - sufficient for high-speed SPI clock buffering up to ~200 MHz |
| CI / CO | 0.5 pF / 1.0 pF - minimizes capacitive loading on high-impedance signal lines |
| ESD Rating | HBM >2 kV, CDM >1000 V - robust enough for handheld device assembly environments |
| Operating Temp | –40 °C to +85 °C - qualified for industrial-grade embedded control applications |
Pinout & Package
X2SON5 plastic thermal-enhanced extremely thin small outline package (SOT1226-3); no leads; 5 terminals; body dimensions 0.8 mm × 0.8 mm × 0.32 mm; wettable flank design for automated optical inspection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OE | Active-low output enable | Drives Y to high-impedance when LOW; Schmitt-trigger input ensures noise immunity on control line |
| 2 - A | Data input | Inverting logic path absent; non-inverting buffer with hysteresis for slow-edge signals |
| 3 - GND | Ground reference | 0 V return path; must be low-inductance connection to minimize ground bounce in dense layouts |
| 4 - Y | 3-state buffered output | Drives HIGH/LOW when OE = HIGH; enters high-Z when OE = LOW - isolates downstream bus segments |
| 5 - VCC | Supply voltage | Accepts 0.7–2.75 V; internal regulation not required; decoupling capacitor essential within 1 mm |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range | 0.7 V to 2.75 V - eliminates need for separate voltage translators in mixed-supply systems |
| IOFF partial power-down | Blocks backflow current when VCC = 0 V - enables safe insertion into live backplanes or hot-swap modules |
| Schmitt-trigger inputs | Hysteresis ≥100 mV typical - rejects noise on long PCB traces or flex cables without external RC filtering |
| Ultra-low dynamic power | CPD = 2.5 pF @ 1.2 V - reduces switching energy by >60% vs. standard AXP-series buffers at same frequency |
| Thermal-enhanced package | SOT1226-3 (X2SON5) - 30% lower thermal resistance than SOT886, enabling higher sustained drive in space-constrained designs |
Applications
| Industrial Sensor Interface | Low-Power Microcontroller GPIO Expansion |
|---|---|
|
Use Scenario: Isolating analog sensor outputs (e.g., thermistor, pressure transducer) from noisy digital MCU buses in factory automation nodes. IC Role / Device Role / Timing Role: 3-state buffer with IOFF prevents sensor bias disruption during MCU sleep mode; Schmitt input rejects EMI on unshielded wiring. Use Value: Enables true zero-power sensor monitoring during MCU deep-sleep cycles while maintaining signal integrity over 10 cm PCB traces. |
Use Scenario: Expanding limited GPIO count on ARM Cortex-M0+ MCUs in wearable health monitors with strict 10 μA average current budget. IC Role / Device Role / Timing Role: Non-inverting buffer driving LED drivers and I²C pull-ups; operates at 0.9 V to match core voltage domain. Use Value: Reduces total system ICC by 0.4 μA per buffered line versus standard 74LVC buffers, extending coin-cell battery life by 11%. |
| Multi-Rail Power Sequencing | High-Density Memory Subsystem Buffering |
|
Use Scenario: Managing signal routing between independently powered FPGA banks (1.0 V, 1.2 V, 1.8 V) in reconfigurable edge AI accelerators. IC Role / Device Role / Timing Role: Voltage-level agnostic buffer with IOFF - isolates powered-down banks during configuration transitions. Use Value: Eliminates need for discrete MOSFET switches and level shifters, saving 1.2 mm² PCB area per channel and reducing BOM count. |
Use Scenario: Driving address/control lines to LPDDR4x memory in compact IoT gateways where trace length exceeds 30 mm. IC Role / Device Role / Timing Role: Low-capacitance (0.5 pF CI) buffer minimizing signal rise-time degradation; tpd < 2.8 ns ensures setup/hold compliance at 1600 MT/s. Use Value: Maintains timing margin under worst-case process/voltage/temperature corners without requiring additional PCB layer routing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer/line driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC1G125GW | Wider VCC (1.65–5.5 V); higher ICC (10 μA typ); no IOFF; 6-pin SOT353 | Lacks partial power-down capability; unsuitable for hot-swap or multi-rail isolation | Select only if system uses ≥3.3 V rails and does not require VCC = 0 V isolation |
| SN74AUP1G125DBVR | Similar VCC (0.8–3.6 V); lower CPD (1.5 pF); 5-pin SOT-23; no Schmitt input | Higher noise susceptibility on slow edges; larger footprint (1.6 mm × 2.8 mm vs. 0.8 mm × 0.8 mm) | Prefer when absolute minimum dynamic power dominates over noise immunity and board space |
Compared with 74LVC1G125GW and SN74AUP1G125DBVR, the 74AXP1G125GXH uniquely combines ultra-low static current, IOFF protection, Schmitt inputs, and X2SON5 miniaturization - making it optimal for space- and power-constrained industrial edge nodes where signal integrity and power sequencing reliability are non-negotiable.
Availability
74AXP1G125GXH is available at Aetrix Electronics and suitable for industrial sensor interfaces, low-power microcontroller GPIO expansion, multi-rail power sequencing, and high-density memory subsystem buffering requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74AXP1G125GXH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading Dutch semiconductor manufacturer specializing in high-performance, energy-efficient logic, analog, and discrete components for automotive, industrial, and consumer markets.
The AXP logic family targets ultra-low-power, wide-VCC digital interfacing - designed specifically for battery-operated and thermally constrained applications where traditional logic families fail to meet static current or voltage flexibility requirements.
FAQ
Does 74AXP1G125GXH support true bidirectional data flow?
No. It is a unidirectional non-inverting buffer with fixed input (A) and output (Y) pins. Bidirectional operation requires external control logic or a dedicated transceiver like the 74AXP1T45. The OE pin only controls output enable/disable state, not directionality.
Can 74AXP1G125GXH be used with 3.3 V logic systems?
No. Its absolute maximum VCC is +3.3 V, but recommended operating range ends at 2.75 V. Applying 3.3 V risks exceeding specification limits and may cause accelerated parametric drift or premature failure. For 3.3 V systems, consider the 74LVC1G125 instead.
What is the significance of the 'GX' suffix in 74AXP1G125GXH?
The 'GX' denotes the X2SON5 package variant (SOT1226-3) - a 5-terminal thermal-enhanced ultra-thin outline with 0.8 mm × 0.8 mm body size and wettable flanks. The 'H' suffix indicates tape-and-reel packaging per JEDEC J-STD-020 moisture sensitivity level 1.
How does the IOFF feature behave when VCC is ramping during power-up?
IOFF activates automatically when VCC drops below ~0.2 V and remains active until VCC exceeds ~0.4 V. During controlled ramp-up, output stays in high-impedance until VCC stabilizes above 0.7 V - preventing glitch propagation and bus contention in systems with asynchronous power sequencing.
74AXP1G125GXH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 4-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 0.7V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-X2SON (0.80x0.80)
74AXP1G125GXH FAQ
1.How can I place an order for 74AXP1G125GXH through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP1G125GXH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP1G125GXH reliable?
The price and inventory of 74AXP1G125GXH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP1G125GXH is usually 5 days.
3.What payment methods are accepted for 74AXP1G125GXH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP1G125GXH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP1G125GXH?
74AXP1G125GXH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP1G125GXH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP1G125GXH?
For technical support, including 74AXP1G125GXH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP1G125GXH requirements.
6.How does Aetrix verify that 74AXP1G125GXH is sourced from the original manufacturer or authorized distributors?
All 74AXP1G125GXH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP1G125GXH meets industry standards.
7.What is the process for return or replacement of 74AXP1G125GXH?
All 74AXP1G125GXH units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP1G125GXH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP1G125GXH part is unused and in its original packaging.
Return procedure for 74AXP1G125GXH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP1G125GXH Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

