Nexperia USA Inc. 74AXP1G17GMH
- Part No.:
- 74AXP1G17GMH
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AXP1G17GMH.pdf
- Description:
- IC BUF NON-INVERT 2.75V 6XSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,247
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP1G17GMH from Nexperia is a single-channel low-power Schmitt trigger buffer designed for signal conditioning in ultra-low-voltage digital systems. It operates across 0.7 V to 2.75 V supply, delivers jitter-free output with hysteresis (VH = 0.2–1.0 V), features IOFF partial power-down protection, and supports –40 °C to +85 °C industrial temperature range - used in battery-powered sensor interfaces and level-shifting I²C/SPI stubs.
For engineers reviewing the 74AXP1G17GMH datasheet, 74AXP1G17GMH pinout, 74AXP1G17GMH application, or 74AXP1G17GMH equivalent, key selection criteria include its sub-1 V operation capability, 0.5 pF input capacitance, IOFF-enabled system-level power sequencing, and XSON6 (SOT886) 1 × 1.45 × 0.5 mm package compatibility with high-density PCB layouts.
Technical Context
The 74AXP1G17GMH implements a single non-inverting Schmitt trigger with asymmetric threshold voltages (VT+ = 0.3VCC–0.8VCC; VT− = 0.2VCC–0.7VCC), enabling robust noise rejection on slow-rising signals. Its IOFF circuit actively disables outputs during VCC = 0 V, preventing backflow current in multi-rail partial power-down systems.
It complies with JEDEC standards JESD8-12A.01 through JESD8-5A.01 across four voltage bands and achieves HBM ESD >2 kV and CDM >1000 V - confirming suitability for portable electronics with exposed I/O paths and mixed-supply domain interfacing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.7 V to 2.75 V - enables direct interface with 0.8 V core logic and 1.2/1.8/2.5 V I/O domains without level shifters. |
| Input Capacitance | 0.5 pF (typ.) - minimizes loading on high-impedance sources like crystal oscillator outputs or capacitive touch sensors. |
| Propagation Delay | 1.2–39 ns - scales inversely with VCC (e.g., 2.3 ns at 2.5 V, 11 ns at 0.8 V), supporting timing-critical edge detection in wake-up circuits. |
| Hysteresis Voltage | 0.2–1.0 V - provides stable switching under noisy conditions, eliminating chatter on slowly varying analog-derived digital inputs. |
| IOFF Leakage | ±0.1 μA max at VCC = 0 V - ensures safe isolation when powered down while other rails remain active in battery-backed subsystems. |
| Operating Temperature | –40 °C to +85 °C - validated for industrial-grade embedded control, automotive body electronics, and IoT edge nodes. |
| ESD Protection | HBM >2 kV, CDM >1000 V - meets IEC 61000-4-2 Level 2 requirements for handheld and field-deployable equipment. |
Pinout & Package
XSON6 plastic extremely thin small outline package (SOT886); no leads; 6 terminals; body dimensions 1.0 × 1.45 × 0.5 mm; thermal padless; pin 1 index located below marking code in lower-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | n.c. | No-connect terminal - electrically isolated; must remain unconnected per datasheet to avoid parasitic coupling. |
| 2 | A | Data input - accepts DC-coupled signals up to 2.75 V regardless of VCC; Schmitt-triggered for noise immunity. |
| 3 | GND | Ground reference - dedicated return path for internal logic and output stage; requires low-inductance PCB connection. |
| 4 | Y | Data output - rail-to-rail CMOS-compatible output; drives capacitive loads ≤15 pF within specified tpd limits. |
| 5 | n.c. | No-connect terminal - not bonded; floating; must not be soldered or tied to any net. |
| 6 | VCC | Supply voltage - powers internal logic and output buffer; decoupling capacitor (100 nF) required within 2 mm. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-voltage operation | Functional down to 0.7 V - supports integration into energy-harvesting and coin-cell-powered systems without voltage boosting. |
| IOFF partial power-down | Active output disable at VCC = 0 V - eliminates back-current paths in multi-supply SoC subsystems during sleep mode. |
| Sub-1 pF input capacitance | 0.5 pF typical - preserves signal integrity on high-frequency clock distribution lines and RF-adjacent digital traces. |
| JEDEC-compliant voltage bands | Validated across four JEDEC standards (JESD8-12A.01 to JESD8-5A.01) - simplifies qualification for multi-vendor supply chain designs. |
| Industrial temperature grade | –40 °C to +85 °C operation - qualified for use in motor control feedback loops, smart metering, and industrial gateways. |
Applications
| USB Type-C CC Line Debounce | I²C Bus Level Translation |
|---|---|
Use Scenario: Debouncing USB Type-C configuration channel (CC) line transitions during plug insertion/removal. IC Role / Device Role / Timing Role: Schmitt trigger buffer conditioning slow-rising/falling CC voltage steps into clean digital edges for microcontroller GPIO capture. Use Value: Eliminates false connect/disconnect interrupts by rejecting <10 % VCC noise spikes and ensuring monotonic edge detection at 0.8–1.2 V signaling levels. | Use Scenario: Translating I²C SDA/SCL signals between 1.2 V MCU and 1.8 V sensor node without dedicated level shifter IC. IC Role / Device Role / Timing Role: Single-directional level translator using Schmitt thresholds to accommodate asymmetric pull-up voltages and bus capacitance. Use Value: Enables interoperability with 1.2 V masters and 1.8 V slaves using only passive pull-ups and one 74AXP1G17GMH per line - reducing BOM count and board area. |
| Battery Voltage Monitor Interface | Capacitive Touch Sensor Signal Conditioning |
Use Scenario: Converting analog battery voltage divider output (0.3–0.9 V) into clean digital alert signal for low-battery shutdown. IC Role / Device Role / Timing Role: Threshold detector with hysteresis preventing oscillation near trip point during gradual voltage decay. Use Value: Provides reliable low-battery flag generation with 0.2 V hysteresis window - avoiding repeated toggling during brown-out conditions. | Use Scenario: Cleaning noisy delta-C signals from self-capacitive touch buttons before ADC sampling or GPIO interrupt triggering. IC Role / Device Role / Timing Role: Input conditioner converting slow, low-amplitude capacitive sensing waveforms into sharp-edged digital pulses. Use Value: Increases touch detection SNR by rejecting EMI-induced baseline drift and contact bounce artifacts below 10 % VCC amplitude. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schmitt trigger buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G17DBVR | Wider VCC range (1.65–5.5 V); higher ICC (10 μA typ.); no IOFF; 5-pin SOT-23 package. | Requires ≥1.65 V supply; unsuitable for sub-1 V systems or partial power-down architectures. | Select when operating above 1.65 V and IOFF is unnecessary; verify pinout compatibility with existing SOT-23 footprints. |
| 74LVC1G17GW,125 | Same XSON6 package; identical pinout; but lacks IOFF and has higher CPD (6.5 pF vs. 2.5 pF at 1.2 V). | Higher dynamic power and no power-down isolation - limits use in always-on sensor hubs with intermittent host wake-up. | Choose only if IOFF is not required and legacy design reuse of same footprint is critical; confirm thermal derating for 0.8 V operation. |
Compared with SN74LVC1G17DBVR and 74LVC1G17GW,125, the 74AXP1G17GMH uniquely supports sub-1 V operation and IOFF isolation - making it the sole option for energy-constrained, multi-rail systems requiring guaranteed output disable during VCC ramp-down.
Availability
74AXP1G17GMH is available at Aetrix Electronics and suitable for USB Type-C interface conditioning, I²C level translation, battery monitor signal cleanup, and capacitive touch preprocessing requiring stable component supply across industrial temperature grades and ultra-low-voltage operation.
Supply support for 74AXP1G17GMH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, discrete, and MOSFET solutions optimized for power efficiency and reliability.
The 74AXP series targets ultra-low-power digital signal conditioning in battery-operated and energy-sensitive applications - emphasizing sub-1 V functionality, minimal leakage, and robust noise immunity in miniature packages.
FAQ
What is the minimum supply voltage at which 74AXP1G17GMH guarantees functional operation?
The device is fully specified from 0.7 V to 2.75 V per JEDEC-compliant operating conditions. At 0.7 V, propagation delay is 39 ns (max), VT+ is 0.3VCC (0.21 V), and IOFF remains active. Operation below 0.7 V is not characterized and may result in undefined output states or increased ICC.
Can 74AXP1G17GMH drive a 50 pF load while maintaining specified timing?
No - the datasheet specifies timing only up to 15 pF load capacitance (see Fig. 9–13). At 50 pF, propagation delay increases significantly (e.g., ~2× at 2.5 V), and transition time degrades beyond 10 % VCC overshoot limits. For >15 pF loads, add a buffer stage or reduce trace capacitance via layout optimization.
Is pin 1 of 74AXP1G17GMH marked with a dot or notch?
Per datasheet Figure 4 and Table 2, pin 1 is indicated by a laser-marked "rJ" code in the lower-left corner of the package, below which a small indentation (pin 1 index area) is present on the package edge - no molded dot or notch is used; visual identification requires magnification due to 0.3 mm pitch.
Does 74AXP1G17GMH support hot insertion into a live backplane?
Yes - the IOFF circuit ensures outputs are disabled when VCC = 0 V, and inputs tolerate up to 2.75 V regardless of supply state. Combined with ±20 mA output current rating and 2 kV HBM ESD, it meets basic hot-swap requirements for modular sensor or peripheral cards in industrial backplanes.
74AXP1G17GMH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- Schmitt Trigger
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 0.7V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON, SOT886 (1.45x1)
74AXP1G17GMH FAQ
1.How can I place an order for 74AXP1G17GMH through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP1G17GMH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP1G17GMH reliable?
The price and inventory of 74AXP1G17GMH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP1G17GMH is usually 5 days.
3.What payment methods are accepted for 74AXP1G17GMH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP1G17GMH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP1G17GMH?
74AXP1G17GMH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP1G17GMH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP1G17GMH?
For technical support, including 74AXP1G17GMH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP1G17GMH requirements.
6.How does Aetrix verify that 74AXP1G17GMH is sourced from the original manufacturer or authorized distributors?
All 74AXP1G17GMH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP1G17GMH meets industry standards.
7.What is the process for return or replacement of 74AXP1G17GMH?
All 74AXP1G17GMH units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP1G17GMH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP1G17GMH part is unused and in its original packaging.
Return procedure for 74AXP1G17GMH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP1G17GMH Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

