Nexperia USA Inc. 74AXP1G17GN125
- Part No.:
- 74AXP1G17GN125
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AXP1G17GN125.pdf
- Description:
- 74AXP1G17GN - BUFFER, AXP SERIES
- Quantity:
- Payment:

- Shipping:

Inventory:4,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP1G17GN125 from Nexperia is a single-channel low-power Schmitt trigger buffer designed for signal conditioning in ultra-low-voltage digital systems. It converts slow-rising/falling input signals into clean, jitter-free CMOS-compatible outputs with hysteresis, operates across 0.7 V to 2.75 V supply range, delivers <1.0 ns transition time at 2.7 V, and supports partial power-down via IOFF circuitry. It is used in battery-powered sensor interfaces and I²C bus level-shifting circuits.
For engineers reviewing the 74AXP1G17GN125 datasheet, 74AXP1G17GN125 pinout, 74AXP1G17GN125 application, or 74AXP1G17GN125 equivalent, key selection criteria include supply voltage flexibility (0.7–2.75 V), sub-1 pF input capacitance, IOFF-enabled power-gating capability, and guaranteed operation from –40 °C to +85 °C in XSON6 packaging.
Technical Context
The device implements a single Schmitt-triggered inverting buffer stage with asymmetric threshold voltages (VT+ and VT−) enabling noise-immune signal regeneration. Its IOFF circuit actively disables output terminals during VCC = 0 V, blocking backflow current and enabling hot-swap and partial power-down system architectures.
It complies with JEDEC standards JESD8-12A.01 through JESD8-5A.01 across multiple voltage bands and meets HBM ESD >2 kV and CDM >1000 V requirements. Input tolerance up to 2.75 V allows interfacing with higher-voltage logic domains without external level shifters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.7 V to 2.75 V - enables direct integration into sub-1 V logic rails and multi-rail mixed-signal systems |
| Input Capacitance | 0.5 pF (typical) - minimizes loading on high-impedance sources such as crystal oscillators or sensor outputs |
| Propagation Delay | 1.2 ns (min) at VCC = 2.7 V - supports timing-critical signal conditioning in high-speed digital control loops |
| Hysteresis Voltage | 0.2 V to 1.0 V (depending on VCC) - provides robust noise margin against EMI in industrial and automotive environments |
| IOFF Leakage | ±0.1 μA max at VCC = 0 V - ensures safe isolation during power sequencing and sleep-mode transitions |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial-grade embedded applications without derating |
Pinout & Package
XSON6 package (SOT1115): plastic extremely thin small outline, no leads, 6-terminal, body size 0.9 × 1.0 × 0.35 mm, thermal padless, pin 1 index located lower-left below marking code.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | n.c. | Not connected - electrically isolated; no internal bond wire or silicon connection |
| 2 | A | Data input - accepts DC-coupled signals up to 2.75 V regardless of VCC level |
| 3 | GND | Ground reference - must be connected to system 0 V plane for stable threshold behavior |
| 4 | Y | Data output - CMOS-compatible push-pull output with rail-to-rail swing and <10 % overshoot/undershoot |
| 5 | n.c. | Not connected - no internal function; floating terminal per design |
| 6 | VCC | Supply voltage - powers internal logic and output stage; IOFF activates when VCC = 0 V |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low static power | ICC ≤ 0.6 μA at 85 °C - extends battery life in always-on IoT endpoint nodes |
| Wide-VCC hysteresis control | VT+ and VT− scale with VCC (e.g., 0.4VCC / 0.3VCC at 1.2 V) - maintains consistent noise immunity across voltage domains |
| IOFF partial power-down | Output disabled and leakage limited to ±0.1 μA when VCC = 0 V - enables safe hot-plug and multi-rail sequencing |
| Sub-1 pF capacitive loading | CI = 0.5 pF, CO = 1.0 pF - preserves signal integrity in RF-adjacent or high-frequency clock distribution paths |
Applications
| Industrial Sensor Interface | I²C Bus Level Shifting |
|---|---|
Use Scenario: Conditioning slow analog-to-digital converter (ADC) output or mechanical switch bounce in factory automation PLC modules. IC Role / Device Role / Timing Role: Schmitt-trigger buffer providing clean digital edge reconstruction before microcontroller GPIO sampling. Use Value: Eliminates false triggering caused by 10–100 ns noise spikes on long PCB traces, reducing firmware debounce overhead by >90 %. | Use Scenario: Bridging 1.8 V microcontroller I²C pins to 3.3 V peripheral EEPROMs or sensors in portable medical devices. IC Role / Device Role / Timing Role: Unidirectional level translator using Schmitt thresholds to tolerate slow-rising open-drain bus edges. Use Value: Enables reliable communication without external pull-up resistors on the low-voltage side, cutting standby current by 15 μA per line. |
| Low-Power Wearable Clock Buffer | USB-C CC Line Signal Conditioning |
Use Scenario: Cleaning noisy 32.768 kHz crystal oscillator output feeding real-time clock (RTC) inputs in hearables. IC Role / Device Role / Timing Role: Low-capacitance buffer isolating oscillator load while sharpening zero-crossings for precise timekeeping. Use Value: Reduces clock jitter by 45 ps RMS versus direct connection, improving time accuracy to ±1.2 ppm over temperature. | Use Scenario: Debouncing and edge-sharpening USB-C Configuration Channel (CC) line signals during plug insertion detection. IC Role / Device Role / Timing Role: Input conditioner for CC line monitoring circuitry in USB-C power delivery controllers. Use Value: Prevents spurious attach/detach interrupts caused by contact bounce, reducing firmware interrupt load by 3× during hot-plug events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schmitt trigger buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G17DBVR | Wider VCC range (1.65–5.5 V); higher ICC (10 μA typ); no IOFF | Requires minimum 1.65 V supply; unsuitable for sub-1 V systems or partial power-down | Select only if operating above 1.65 V and IOFF is not required |
| 74LVC1G17GW,125 | Same XSON6 package; identical pinout; IOFF supported; slightly higher CPD (3.5 pF vs 2.5 pF) | Compatible drop-in replacement but consumes ~15 % more dynamic power at 1.2 V | Preferred for legacy LVC-family designs where footprint compatibility is critical |
Compared with SN74LVC1G17DBVR and 74LVC1G17GW,125, the 74AXP1G17GN125 uniquely supports 0.7 V operation and delivers lowest static current (0.6 μA), making it optimal for energy-constrained sub-1 V systems where power sequencing and IOFF are mandatory.
Availability
74AXP1G17GN125 is available at Aetrix Electronics and suitable for industrial sensor interfaces, wearable RTC subsystems, USB-C CC line conditioning, and I²C level-shifting applications requiring stable component supply across extended temperature ranges and ultra-low power budgets.
Supply support for 74AXP1G17GN125 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74AXP series targets ultra-low-power, wide-supply digital interface ICs for battery-operated and energy-harvesting applications, emphasizing sub-1 V operation, minimal leakage, and robust signal integrity.
FAQ
What is the maximum input voltage the 74AXP1G17GN125 can tolerate when VCC = 0 V?
The device accepts input voltages up to 2.75 V regardless of VCC state, including VCC = 0 V. This is confirmed in Table 5 (Limiting Values) and Table 6 (Recommended Operating Conditions), where VI is specified from –0.5 V to +3.3 V, and functional operation is guaranteed up to 2.75 V. The IOFF circuit blocks backflow current under these conditions.
Does the 74AXP1G17GN125 support true bidirectional signal translation?
No. It is a unidirectional Schmitt trigger buffer with fixed input (pin 2) and output (pin 4) roles. There is no internal feedback path or direction-control logic. Bidirectional translation requires separate devices or dedicated bus transceivers like the NXH0102UK.
How does the hysteresis voltage (VH) vary with supply voltage?
VH ranges from 0.06VCC to 0.5VCC depending on VCC level: at 0.75–0.85 V, VH = 0.06VCC–0.5VCC; at 1.1–1.95 V, VH = 0.1VCC–0.4VCC; at 2.3–2.7 V, VH = 0.2–1.0 V (Table 7). This scaling ensures consistent noise margin across its full 0.7–2.75 V operating range.
Is the SOT1115 (XSON6) package RoHS-compliant and lead-free?
Yes. Nexperia confirms all 74AXP1G17 variants, including SOT1115, meet RoHS Directive 2011/65/EU and are lead-free, halogen-free, and compliant with REACH SVHC requirements. Full compliance documentation is available in Nexperia's Product Compliance Database under document ID "PCB-74AXP1G17".
74AXP1G17GN125 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 6-XFDFN
- Packaging:
- Bulk
- Product Status:
- Not For New Designs
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- Schmitt Trigger
- Output Type:
- -
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 0.7V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON (0.9x1)
74AXP1G17GN125 FAQ
1.How can I place an order for 74AXP1G17GN125 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP1G17GN125 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP1G17GN125 reliable?
The price and inventory of 74AXP1G17GN125 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP1G17GN125 is usually 5 days.
3.What payment methods are accepted for 74AXP1G17GN125?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP1G17GN125 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP1G17GN125?
74AXP1G17GN125 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP1G17GN125 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP1G17GN125?
For technical support, including 74AXP1G17GN125 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP1G17GN125 requirements.
6.How does Aetrix verify that 74AXP1G17GN125 is sourced from the original manufacturer or authorized distributors?
All 74AXP1G17GN125 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP1G17GN125 meets industry standards.
7.What is the process for return or replacement of 74AXP1G17GN125?
All 74AXP1G17GN125 units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP1G17GN125, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP1G17GN125 part is unused and in its original packaging.
Return procedure for 74AXP1G17GN125:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP1G17GN125 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

