Nexperia USA Inc. 74AXP1G97GNH
- Part No.:
- 74AXP1G97GNH
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 6-XFDFN
- Datasheet:
-
74AXP1G97GNH.pdf
- Description:
- IC GATE MULTI-FUNCTION X2SON6
- Quantity:
- Payment:

- Shipping:

Inventory:3,452
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP1G97GNH from Nexperia is a low-power configurable multiple-function logic gate with Schmitt-trigger inputs, supporting MUX, AND, OR, NAND, NOR, inverter, and buffer configurations in a single 6-pin XSON package. It operates from 0.7 V to 2.75 V, delivers 0.6 μA max ICC at 85 °C, features IOFF for partial power-down protection, and targets ultra-low-power portable and battery-operated digital systems.
For engineers reviewing the 74AXP1G97GNH datasheet, 74AXP1G97GNH pinout, 74AXP1G97GNH application, or 74AXP1G97GNH equivalent, this device offers flexible logic reconfiguration without external components, precise Schmitt-trigger hysteresis (0.2–1.0 V), sub-1 ns transition time at 2.7 V, and guaranteed operation across –40 °C to +85 °C industrial temperature range.
Technical Context
The 74AXP1G97GNH implements a single configurable logic cell with three data inputs (A, B, C), one output (Y), and Schmitt-trigger input thresholds that scale with VCC (e.g., VT+ = 0.4VCC to 0.7VCC at 1.1–1.95 V). Its IOFF circuit actively disables outputs during power-down, blocking backflow current when VCC = 0 V.
Function selection is determined by static input states per Table 4 and Fig. 5–11 - no control pins or configuration registers are used. All inputs tolerate up to 2.75 V regardless of VCC, enabling mixed-voltage interfacing, and the device complies with JEDEC standards JESD8-12A.01 through JESD8-5A.01 across its supply range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 0.7 V to 2.75 V - enables direct integration into sub-1 V logic domains and multi-rail systems without level shifters |
| Max ICC (85 °C) | 0.6 μA - ensures negligible quiescent current draw in always-on sensor nodes and wake-up circuits |
| IOFF Leakage | ±0.5 μA max at VCC = 0 V - prevents bus contention and backfeed in hot-swap or partial-power-down subsystems |
| Propagation Delay | 1.1 ns min to 3.5 ns max (VCC = 2.3–2.7 V) - supports high-speed signal routing in compact timing-critical paths |
| Input Hysteresis (VH) | 0.2 V to 1.0 V - rejects noise on slow or noisy control lines (e.g., pushbutton debouncing, analog sensor thresholds) |
| Input Capacitance | 0.5 pF typical - minimizes loading on high-impedance sources such as crystal oscillators or RF detector outputs |
| Operating Temperature | –40 °C to +85 °C - qualified for industrial-grade embedded control and portable electronics environments |
Pinout & Package
XSON6 package (SOT1115): extremely thin small outline, no leads, 6-terminal, body dimensions 0.9 × 1.0 × 0.35 mm, thermal pad optional, pin 1 index located below marking code in lower-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| B | Data input | One of three configurable logic inputs; accepts voltages up to 2.75 V independent of VCC |
| GND | Ground reference | 0 V return path for all internal circuitry and IOFF protection; must be connected before VCC during power sequencing |
| A | Data input | Primary logic input used in all function tables (e.g., select line in MUX, first operand in AND/NOR) |
| Y | Configurable output | Single-ended CMOS output with rail-to-rail swing; driven only when VCC > 0.5 V and IOFF inactive |
| VCC | Supply voltage | Power rail for core logic and output drivers; IOFF activates automatically if VCC drops below ~0.1 V |
| C | Data input | Third logic input; determines inversion status and function mode (e.g., C = L selects inverter/buffer; C = H enables MUX/AND/OR) |
Key Features
| Feature | Design Value |
|---|---|
| Configurable logic function | Seven functions (MUX, AND, OR, NAND, NOR, inverter, buffer) implemented via static input wiring - no programming interface required |
| Schmitt-trigger inputs | Hysteresis (0.2–1.0 V) provides noise immunity on slow edges and eliminates contact bounce without external RC networks |
| IOFF partial power-down | Output high-impedance state activated automatically at VCC = 0 V, preventing back-current in multi-supply systems |
| Ultra-low dynamic power | CPD = 2.6 pF at VCC = 1.2 V - reduces switching power by >50% vs. standard AXP-series gates at same frequency |
| Wide voltage compatibility | Inputs tolerate 0–2.75 V while VCC ranges from 0.7–2.75 V - simplifies interconnection between 1.2 V, 1.8 V, and 2.5 V subsystems |
Applications
| Pushbutton Debouncing Circuit | Low-Voltage Sensor Interface |
|---|---|
Use Scenario: Mechanical switch connected directly to A and C inputs with pull-up/pull-down resistors; Y drives microcontroller interrupt pin. IC Role / Device Role / Timing Role: Configured as inverter with Schmitt-trigger input to eliminate chatter and provide clean edge-triggered signals. Use Value: Eliminates need for external RC filter or firmware debounce, reducing BOM count and MCU GPIO usage. | Use Scenario: Analog sensor output (e.g., thermistor divider) routed to A input; C tied to GND; Y feeds ADC enable or comparator latch. IC Role / Device Role / Timing Role: Configured as buffer with hysteresis to convert slow analog threshold crossings into robust digital transitions. Use Value: Provides consistent 0.5 V hysteresis at 1.2 V VCC, rejecting EMI-induced false triggers in battery-powered IoT nodes. |
| Multi-Rail Logic Level Translation | Configurable Clock Enable Gate |
Use Scenario: 1.8 V FPGA I/O drives A and B; 2.5 V microcontroller reads Y; C tied to VCC(2.5 V). IC Role / Device Role / Timing Role: Configured as AND gate where inputs accept 1.8 V logic while output swings rail-to-rail at 2.5 V. Use Value: Enables bidirectional voltage translation without dedicated level-shifter ICs or resistor dividers. | Use Scenario: System clock routed to A; enable signal from PMIC routed to C; Y drives clock input of peripheral IC. IC Role / Device Role / Timing Role: Configured as 2-input MUX where C selects between pass-through (C = H) and disabled (C = L) modes. Use Value: Provides glitch-free clock gating with <1.5 ns propagation delay and zero hold-time requirement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar configurable logic gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74LVC1G97GM | Higher ICC (4 μA max at 85 °C); no IOFF; VCC min = 1.65 V | Lacks partial power-down capability; unsuitable for systems requiring VCC sequencing or hot-swap isolation | Select when cost is primary concern and full power-down is not required. |
| SN74LVC1G97DBVR | Same logic functionality; SOT-23-6 package (2.9 × 1.6 × 1.15 mm); IOFF supported; VCC range 1.65–5.5 V | 3× larger footprint; higher parasitic capacitance (CI = 3.5 pF); incompatible with sub-1 V designs | Select when board space allows larger package and 3.3 V/5 V compatibility is needed. |
Compared with 74LVC1G97GM and SN74LVC1G97DBVR, the 74AXP1G97GNH uniquely supports sub-1 V operation, achieves 10× lower static current, and integrates IOFF in a 0.9 × 1.0 mm footprint - making it optimal for space-constrained, battery-sensitive applications where power sequencing integrity is critical.
Availability
74AXP1G97GNH is available at Aetrix Electronics and suitable for portable medical monitors, wearable sensor hubs, industrial handheld terminals, and battery-powered IoT edge nodes requiring stable component supply across long product lifecycles.
Supply support for 74AXP1G97GNH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, discrete, and MOSFET solutions optimized for power efficiency and reliability.
The 74AXP series targets ultra-low-power digital signal conditioning in space- and energy-constrained applications, with the 74AXP1G97GNH specifically engineered to replace multiple fixed-function gates while minimizing standby current and PCB area.
FAQ
What logic functions can be implemented using the 74AXP1G97GNH?
The 74AXP1G97GNH supports seven logic functions: 2-input multiplexer, AND, OR, NAND, NOR, inverter, and buffer. Function selection is determined solely by static DC states applied to inputs A, B, and C - no configuration pins, clocks, or programming are required. The device's truth table (Table 4) and logic diagrams (Figs. 5–11) define exact input combinations for each function.
Does the 74AXP1G97GNH support partial power-down, and how does it behave when VCC = 0 V?
Yes - the 74AXP1G97GNH integrates IOFF circuitry that places the Y output in high-impedance state when VCC drops to 0 V. At VCC = 0 V, IOFF leakage is limited to ±0.5 μA maximum (per Table 8), preventing damaging back-current flow from other powered rails into the unpowered device. This behavior is automatic and requires no external control.
Can the 74AXP1G97GNH operate with input voltages exceeding its VCC supply?
Yes - all inputs (A, B, C) tolerate voltages from –0.5 V to 2.75 V regardless of VCC value, enabling safe interfacing with higher-voltage logic families (e.g., 2.5 V or 3.3 V signals) even when VCC is set to 0.7–1.2 V. This eliminates the need for external clamping diodes or level translators in mixed-voltage systems.
What is the minimum recommended load capacitance for achieving specified propagation delay?
The propagation delay values in Table 9 assume a 5 pF load capacitance (CL), as defined in the test circuit (Fig. 20 and Table 11). At CL = 0 pF, tpd improves marginally (e.g., 1.1 ns min at VCC = 2.3–2.7 V), but real-world layouts typically add 1–3 pF parasitic capacitance. For loads >15 pF, delay increases nonlinearly - Fig. 15–19 provide detailed CL vs. tpd curves across VCC and temperature.
74AXP1G97GNH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 6-XFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Configurable Multiple Function
- Number of Circuits:
- 1
- Number of Inputs:
- 3
- Schmitt Trigger Input:
- Yes
- Output Type:
- Single-Ended
- Current - Output High, Low:
- 8mA, 8mA
- Voltage - Supply:
- 0.7V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XSON (0.9x1)
74AXP1G97GNH FAQ
1.How can I place an order for 74AXP1G97GNH through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP1G97GNH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP1G97GNH reliable?
The price and inventory of 74AXP1G97GNH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP1G97GNH is usually 5 days.
3.What payment methods are accepted for 74AXP1G97GNH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP1G97GNH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP1G97GNH?
74AXP1G97GNH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP1G97GNH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP1G97GNH?
For technical support, including 74AXP1G97GNH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP1G97GNH requirements.
6.How does Aetrix verify that 74AXP1G97GNH is sourced from the original manufacturer or authorized distributors?
All 74AXP1G97GNH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP1G97GNH meets industry standards.
7.What is the process for return or replacement of 74AXP1G97GNH?
All 74AXP1G97GNH units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP1G97GNH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP1G97GNH part is unused and in its original packaging.
Return procedure for 74AXP1G97GNH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP1G97GNH Tags

-
SN74LVC1G97DCKR
Texas Instruments

-
SN74LVC1G97DRLR
Texas Instruments

-
SN74LVC1G97DBVR
Texas Instruments

-
NC7SZ57P6X
onsemi

-
SN74LVC1G97DCKT
Texas Instruments

-
MC100EP05DTR2G
onsemi

-
MC100EP08DTR2G
onsemi

-
NB7L86AMNHTBG
onsemi

-
HMC722LP3E
Analog Devices Inc.

-
74LVC1G97GW,125
Nexperia USA Inc.

-
74LVC1G57GW,125
Nexperia USA Inc.

-
74LVC1G97GV,125
Nexperia USA Inc.
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

