Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

Nexperia USA Inc. 74AXP1T34GSH

Name: 74AXP1T34GSH
Brand: Nexperia USA Inc.
SKU: 74AXP1T34GSH
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74AXP1T34GSH

Manufacturer:: Nexperia USA Inc.

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 6-XFDFN

Datasheet:: 74AXP1T34GSH.pdf

Description:: IC TRANSLTR UNIDIRECTIONAL 6XSON

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,637

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74AXP1T34 from Nexperia is a dual-supply translating buffer IC with independent input (VCCI) and output (VCCO) rails, enabling level translation between 0.7 V–2.75 V logic inputs and 1.2 V–5.5 V outputs. It features Schmitt-trigger inputs for noise immunity, IOFF circuitry for partial power-down protection, and operates across –40 °C to +85 °C. Used in mixed-voltage I/O interfacing between low-power microcontrollers and higher-voltage peripherals.

For engineers reviewing the 74AXP1T34 datasheet, 74AXP1T34 pinout, 74AXP1T34 application, or 74AXP1T34 equivalent, this device supports voltage translation in space-constrained, low-power embedded systems where rail isolation, static current <0.5 μA (ICCI), and dynamic CPD as low as 0.4 pF are critical selection criteria.

Technical Context

The 74AXP1T34 implements a single-channel unidirectional buffer with input referenced to VCCI and output referenced to VCCO, enabling true bidirectional voltage domain bridging without external biasing. Its Schmitt-trigger input threshold adapts to VCCI (e.g., 0.65×VCCI at 1.1–1.95 V), ensuring robust switching despite slow edges.

IOFF functionality actively disables the output stage when either supply is near 0 V, limiting backflow current to ±0.02 μA under power-off conditions. The device complies with JEDEC standards JESD8-12A.01 through JESD12-6 across its full operating range, confirming interoperability with legacy and modern logic families.

Key Specifications

Parameter	Value and Actual Design Meaning
VCCI Range	0.7 V to 2.75 V - supports ultra-low-voltage I/O domains including 0.8 V and 1.2 V logic
VCCO Range	1.2 V to 5.5 V - enables interface to 1.8 V, 2.5 V, 3.3 V, and 5 V systems
Input Capacitance (CI)	0.6 pF typical - minimizes loading on driving source, critical for high-speed or high-impedance nodes
Propagation Delay (tpd)	1.9 ns min @ VCCI=2.5 V, VCCO=5.0 V - ensures sub-2 ns latency in timing-critical paths
IOFF Leakage	±0.02 μA max - prevents damaging back-current during hot-swap or partial power-down sequences
Operating Temperature	–40 °C to +85 °C - qualified for industrial-grade embedded and automotive body electronics
ESD Rating	HBM >2000 V, CDM >1000 V - provides robust handling margin in automated assembly and field environments

Pinout & Package

Available in five compact packages: TSSOP5 (SOT353-1), XSON6 variants (SOT886/SOT1115/SOT1202), and X2SON5 (SOT1226-3). All share identical pin function mapping except for terminal count and physical layout.

Pin/Terminal	Circuit Role	Design Meaning
VCCI	Input supply reference	Bias reference for Schmitt-trigger input; sets VIH/VIL thresholds and defines input logic domain
A	Data input	Single-ended digital input referenced to VCCI; accepts voltages up to 2.75 V regardless of VCCI
GND	Ground return	Common reference for both supplies; required for proper IOFF operation and ESD path integrity
Y	Data output	CMOS-compatible output referenced to VCCO; drives loads up to ±12 mA with VOH/VOL specified per VCCO
VCCO	Output supply reference	Sets output logic levels, drive strength, and dynamic power dissipation (CPD = 7.1 pF @ 3.3 V)

Key Features

Feature	Design Value
Dual-rail translation	Independent VCCI (0.7–2.75 V) and VCCO (1.2–5.5 V) enable seamless interconnection of disparate logic families
IOFF partial power-down	Active output disable when either supply is off; limits back-current to ±0.02 μA, protecting upstream drivers
Ultra-low static consumption	ICCI ≤ 0.5 μA and ICCO ≤ 1.8 μA at 85 °C - extends battery life in always-on sensor nodes
Input Schmitt trigger	Hysteresis ≥ 0.2×VCCI improves noise margin and eliminates chatter on slow-rising signals (e.g., reset lines)
JEDEC-compliant interoperability	Validated against JESD8-12A.01 through JESD12-6 - guarantees compatibility with 1.1 V to 5.5 V logic standards

Applications

Industrial Sensor Interface

Low-Power MCU I/O Expansion

Use Scenario: Interfacing a 1.2 V IoT sensor node to a 3.3 V industrial PLC input module.

IC Role / Device Role / Timing Role: Translates sensor data output from 1.2 V domain to 3.3 V logic levels while maintaining signal integrity and timing predictability.

Use Value: Eliminates need for discrete resistor-divider networks or additional level-shifter ICs, reducing BOM count and PCB area by >40%.

Use Scenario: Extending GPIO count of an ARM Cortex-M0+ MCU operating at 0.9 V core / 1.8 V I/O to drive 5 V display backlight controls.

IC Role / Device Role / Timing Role: Provides rail-to-rail voltage translation with sub-2 ns propagation delay, preserving real-time control loop timing.

Use Value: Enables direct connection without timing skew or level mismatch, avoiding firmware workarounds for GPIO voltage incompatibility.

Automotive Body Control Module

USB-C Power Delivery Sequencing

Use Scenario: Isolating 1.8 V CAN transceiver logic from 5 V microcontroller wake-up detection circuitry.

IC Role / Device Role / Timing Role: Acts as a fail-safe level translator with IOFF protection during sleep mode, preventing backfeed into powered-down subsystems.

Use Value: Meets ISO 11898-2 requirements for bus isolation and reduces quiescent current in vehicle off-mode by >90% vs. non-IOFF alternatives.

Use Scenario: Synchronizing 3.3 V USB PD controller signals with 5 V power switch gate drivers in a multi-rail adapter design.

IC Role / Device Role / Timing Role: Buffers and translates configuration signals (e.g., CC line status) with precise edge control and minimal jitter.

Use Value: Ensures reliable handshaking during PD negotiation phase, eliminating false triggers caused by voltage-domain crosstalk.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-supply buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74AVC1T45DBVR	Single-channel, dual-supply translator with auto-direction sensing; lacks Schmitt-trigger input and IOFF	Requires external direction control or pull-up/pull-down for unidirectional use; unsuitable for partial power-down scenarios	Select only if direction flexibility is needed and IOFF is not required; verify VIH/VIL compatibility with source logic
TXB0101DCKR	Auto-bidirectional translator with 3-state control; higher ICCI (10 μA typ) and no Schmitt input	Not suitable for fixed-direction, low-noise applications; requires OE control and cannot tolerate floating inputs	Prefer only for bidirectional data buses; avoid in noise-sensitive or ultra-low-IQ designs where 74AXP1T34 excels

Compared with SN74AVC1T45DBVR and TXB0101DCKR, the 74AXP1T34 delivers superior noise immunity via Schmitt triggering, guaranteed IOFF protection, and lowest static current-making it optimal for deterministic unidirectional translation in battery-powered and safety-critical systems.

Availability

74AXP1T34 is available at Aetrix Electronics and suitable for industrial sensor interface, low-power MCU I/O expansion, automotive body control modules, and USB-C power delivery sequencing requiring stable component supply and long-term lifecycle support.

Supply support for 74AXP1T34 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.

The 74AXP series targets ultra-low-power, space-constrained applications demanding rail-flexible logic translation with robust ESD and thermal performance-designed specifically for next-generation portable and embedded systems.

FAQ

Can the 74AXP1T34 translate from a higher VCCI to a lower VCCO?

No. The device is unidirectional: input A is referenced to VCCI, output Y to VCCO. Translation direction is fixed A→Y. VCCI must be ≤ VCCO for valid logic interpretation; e.g., 1.8 V input to 1.2 V output violates VOH specification and may cause undefined output states.

What happens if VCCI is powered but VCCO is 0 V?

The IOFF circuit activates, forcing Y into high-impedance state with leakage ≤ ±0.02 μA. This prevents back-current flow into the VCCO rail, protecting downstream circuitry. Output remains inactive until VCCO rises above ~0.1 V.

Is the Schmitt-trigger input compatible with slow-rising signals like RC-reset circuits?

Yes. With hysteresis ≥0.2×VCCI and input threshold adaptivity, the 74AXP1T34 reliably cleans up rise/fall times up to 200 ns/V (Δt/ΔV), making it ideal for debounced reset, wake-up, or status lines with RC time constants exceeding 10 μs.

Which package offers the smallest footprint and thermal resistance?

SOT1226-3 (X2SON5) measures 0.8 mm × 0.8 mm × 0.32 mm and has the highest power density rating among variants, with Ptot derating starting at 67 °C (3.0 mW/K). It is optimal for ultra-dense PCB layouts where thermal mass is limited.

74AXP1T34GSH Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: 74AXP

Package/Case:: 6-XFDFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: Push-Pull

Current - Output High, Low:: 12mA, 12mA

Voltage - Supply:: 0.7V ~ 2.75V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-XSON, SOT1202 (1x1)

74AXP1T34GSH FAQ

1.How can I place an order for 74AXP1T34GSH through Aetrix?

Please submit a Request for Quotation (RFQ) for 74AXP1T34GSH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74AXP1T34GSH reliable?

The price and inventory of 74AXP1T34GSH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP1T34GSH is usually 5 days.

3.What payment methods are accepted for 74AXP1T34GSH?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP1T34GSH transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74AXP1T34GSH?

74AXP1T34GSH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74AXP1T34GSH order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74AXP1T34GSH?

For technical support, including 74AXP1T34GSH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP1T34GSH requirements.

6.How does Aetrix verify that 74AXP1T34GSH is sourced from the original manufacturer or authorized distributors?

All 74AXP1T34GSH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP1T34GSH meets industry standards.

7.What is the process for return or replacement of 74AXP1T34GSH?

All 74AXP1T34GSH units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP1T34GSH, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74AXP1T34GSH part is unused and in its original packaging.

Return procedure for 74AXP1T34GSH:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…