Nexperia USA Inc. 74AXP1T34GWH
- Part No.:
- 74AXP1T34GWH
- Manufacturer:
- Nexperia USA Inc.
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
74AXP1T34GWH.pdf
- Description:
- IC TRANSLATOR UNIDIR 5TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:97,042
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AXP1T34GWH from Nexperia is a dual-supply translating buffer IC with independent input (VCCI) and output (VCCO) supply rails, enabling bidirectional voltage level translation between 0.7 V–2.75 V and 1.2 V–5.5 V domains. It features Schmitt-trigger inputs for noise immunity, IOFF circuitry for partial power-down protection, and operates across –40 °C to +85 °C. Used in mixed-voltage I²C, GPIO, and sensor interface circuits where logic-level bridging is required.
For engineers reviewing the 74AXP1T34GWH datasheet, 74AXP1T34GWH pinout, 74AXP1T34GWH application, or 74AXP1T34GWH equivalent, this device supports low-power, high-noise-immunity signal translation in space-constrained embedded systems - especially where VCCI/VCCO domain isolation, sub-1 μA static current, and <10% overshoot/undershoot are critical selection criteria.
Technical Context
The 74AXP1T34GWH implements a single-channel unidirectional buffer with input referenced to VCCI and output referenced to VCCO. Its Schmitt-trigger input threshold adapts dynamically to VCCI (e.g., VIH = 0.65×VCCI at 1.1–1.95 V), ensuring robust switching despite slow edges. The IOFF circuit actively disables the output when either supply is near 0 V, blocking backflow current during power sequencing.
It delivers propagation delays as low as 1.6 ns (VCCI = 2.5 V, VCCO = 5.0 V, Tamb = 25 °C) and maintains stable timing across load capacitances up to 120 pF. Input and output capacitances are tightly controlled at CI = 0.6 pF and CO = 1.8 pF, minimizing signal distortion in high-speed digital interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCCI Range | 0.7 V to 2.75 V - enables compatibility with ultra-low-voltage logic (e.g., 0.8 V FPGA I/O, 1.2 V core supplies) |
| VCCO Range | 1.2 V to 5.5 V - supports translation into legacy 3.3 V or 5 V domains without external level shifters |
| IOFF Leakage | ±0.02 μA max - prevents damaging back-current during hot-plug or asymmetric power-down sequences |
| Propagation Delay | 1.6 ns min (VCCI=2.5 V, VCCO=5.0 V) - ensures sub-2 ns timing margin for 500 MHz+ clocked control signals |
| Input Capacitance | 0.6 pF typical - reduces loading on driving source, preserving rise/fall times in high-impedance buses |
| ESD Rating | HBM >2000 V, CDM >1000 V - meets industrial-grade ESD robustness without external protection diodes |
Pinout & Package
TSSOP5 (SOT353-1) package: plastic thin shrink small outline, 5-lead, 1.25 mm body width, pin 1 index in lower-left corner below marking code 'rQ'.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VCCI | Input supply reference | Bias reference for Schmitt-trigger input; determines VIH/VIL thresholds and input leakage behavior |
| 2 - A | Data input | Single-ended digital input referenced to VCCI; accepts voltages up to 2.75 V regardless of VCCI |
| 3 - GND | Ground return | Common reference for both supply domains; must be low-impedance to ensure noise immunity and IOFF activation |
| 4 - Y | Data output | CMOS-compatible output referenced to VCCO; drives loads up to ±12 mA with rail-to-rail swing |
| 5 - VCCO | Output supply reference | Sets VOH/VOL levels, output drive strength, and dynamic power dissipation (CPD = 7.1 pF @ 3.3 V) |
Key Features
| Feature | Design Value |
|---|---|
| Dual-supply translation | Independent VCCI (0.7–2.75 V) and VCCO (1.2–5.5 V) enable seamless interfacing between disparate logic families without external components |
| IOFF partial power-down | Automatically disables output and blocks backflow current when VCCI or VCCO drops below ~0.1 V, protecting powered-down subsystems |
| Schmitt-trigger input | Hysteresis ≥150 mV (typ.) ensures reliable switching with slow-rising signals (e.g., RC-filtered reset lines or long PCB traces) |
| Ultra-low static power | ICCI ≤ 0.5 μA and ICCO ≤ 1.8 μA at 85 °C - extends battery life in always-on sensor nodes and IoT edge devices |
| Low-noise output switching | Overshoot/undershoot <10% of VCCO - eliminates need for series termination or ferrite beads in noise-sensitive analog-adjacent layouts |
Applications
| Industrial Sensor Interface | I²C Bus Voltage Translation |
|---|---|
Use Scenario: Connecting a 1.8 V MEMS accelerometer to a 3.3 V microcontroller I²C bus with shared pull-ups. IC Role / Device Role / Timing Role: Translates SDA/SCL logic levels while maintaining I²C timing compliance and preventing bus contention during MCU reset. Use Value: Eliminates discrete MOSFET translators; supports 400 kHz Fast-mode I²C with <2 ns added delay and no additional BOM cost. | Use Scenario: Bridging 1.2 V FPGA configuration I/O to 5 V EEPROM programming pins during system boot. IC Role / Device Role / Timing Role: Unidirectional level shifter for CONFIG_DONE and INIT_B signals, with IOFF active during FPGA power ramp. Use Value: Prevents backfeed into unpowered FPGA banks; guarantees clean power sequencing per Xilinx UG470 requirements. |
| Low-Power Wearable GPIO Expansion | Automotive Body Control Module |
Use Scenario: Extending GPIO count from an ultra-low-power 0.9 V BLE SoC to drive 3.3 V status LEDs and tactile feedback actuators. IC Role / Device Role / Timing Role: Buffering and voltage translation for push-pull outputs, with Schmitt input rejecting noise from mechanical switch bounce. Use Value: Enables direct connection without LDOs or resistive dividers; draws <1 μA quiescent current in sleep mode. | Use Scenario: Interfacing 2.5 V CAN transceiver status flags to a 5 V microcontroller diagnostic port. IC Role / Device Role / Timing Role: Isolating fault-reporting signals across supply domains while meeting ISO 11898-2 EMC immunity targets. Use Value: Reduces board area vs. optocoupler solutions; maintains <10% signal overshoot to avoid false fault triggers in noisy 12 V automotive ground. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1T34DBVR | VCCI/VCCO range limited to 1.65–5.5 V; no sub-1.65 V support; lacks IOFF | Not suitable for 0.8 V or 1.2 V core domains; requires external power-good sequencing | Select only if both sides operate ≥1.65 V and partial power-down is unnecessary |
| TXB0101DCKR | Auto-direction sensing; higher CPD (12 pF); no Schmitt input; IOFF not specified | Introduces direction-detection latency; unsuitable for fixed-direction control signals like reset or enable | Prefer only for bidirectional data buses (e.g., UART TX/RX); avoid for timing-critical unidirectional paths |
Compared with SN74LVC1T34DBVR and TXB0101DCKR, the 74AXP1T34GWH uniquely supports ultra-low-VCCI operation down to 0.7 V, integrates IOFF for robust power sequencing, and provides Schmitt-trigger noise rejection - making it the sole choice for mixed-voltage embedded systems requiring guaranteed sub-μA shutdown behavior and <2 ns delay stability.
Availability
74AXP1T34GWH is available at Aetrix Electronics and suitable for industrial sensor interfaces, I²C bus translation, low-power wearable GPIO expansion, and automotive body control modules requiring stable component supply across extended temperature ranges.
Supply support for 74AXP1T34GWH includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74AXP1T34GWH belongs to Nexperia's AXP ultra-low-power logic family, engineered specifically for energy-constrained, mixed-voltage embedded systems where supply rail independence and zero-power-state safety are mandatory design requirements.
FAQ
Can 74AXP1T34GWH translate from 5.5 V to 0.7 V?
No. The 74AXP1T34GWH is unidirectional: input (A) is referenced to VCCI, output (Y) to VCCO. To translate from 5.5 V down to 0.7 V, VCCO would need to be 5.5 V and VCCI 0.7 V - but the input cannot tolerate 5.5 V (absolute max VI = 3.3 V). It supports only low-to-high or same-domain translation.
What happens to the output when VCCI = 0 V and VCCO = 3.3 V?
When VCCI drops to 0 V, the IOFF circuit activates, forcing the Y output into high-impedance (Z) state regardless of A input or VCCO voltage. This prevents current flow from the 3.3 V domain into the unpowered input side, satisfying JEDEC JESD78D Class II latch-up immunity.
Is the Schmitt-trigger hysteresis adjustable?
No. Hysteresis is fixed and internally generated, scaling with VCCI (e.g., ~150 mV at VCCI = 1.2 V, ~300 mV at VCCI = 2.5 V). It is not user-configurable but ensures consistent noise margin across the full 0.7–2.75 V VCCI range without external components.
Does 74AXP1T34GWH support hot-swap insertion?
Yes. The combination of IOFF, ±2000 V HBM ESD rating, and rail-to-rail input tolerance (VI up to 2.75 V even when VCCI = 0 V) enables safe hot-swap operation in modular backplane or pluggable sensor designs, provided VCCO is stable before asserting A.
74AXP1T34GWH Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AXP
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 12mA, 12mA
- Voltage - Supply:
- 0.7V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSSOP
74AXP1T34GWH FAQ
1.How can I place an order for 74AXP1T34GWH through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AXP1T34GWH on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AXP1T34GWH reliable?
The price and inventory of 74AXP1T34GWH are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AXP1T34GWH is usually 5 days.
3.What payment methods are accepted for 74AXP1T34GWH?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AXP1T34GWH transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AXP1T34GWH?
74AXP1T34GWH orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AXP1T34GWH order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AXP1T34GWH?
For technical support, including 74AXP1T34GWH datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AXP1T34GWH requirements.
6.How does Aetrix verify that 74AXP1T34GWH is sourced from the original manufacturer or authorized distributors?
All 74AXP1T34GWH products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AXP1T34GWH meets industry standards.
7.What is the process for return or replacement of 74AXP1T34GWH?
All 74AXP1T34GWH units undergo pre-shipment inspection (PSI). If there is an issue with 74AXP1T34GWH, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AXP1T34GWH part is unused and in its original packaging.
Return procedure for 74AXP1T34GWH:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AXP1T34GWH Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)